• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 110 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      oldmouldy
      oldmouldy 45 Points
    • 4
      Aurel B
      Aurel B 42 Points
    • 5
      ShawnLogan
      ShawnLogan 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,685 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,700 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    change footprint without orcad capture schematic

    Category: Allegro X PCB Editor

    By ichliebedich

    •

    updated over 4 years ago by CadAce2K

    4 replies • 13306 views
  • Discussion

    17.20 (Electrically Connected) Mounting holes displayed in 3D as boxes or barrels - Reviving old thread...

    Category: Allegro X PCB Editor

    By UlfK

    •

    updated over 4 years ago by steve

    3 replies • 2140 views
  • Discussion

    How to make an ideal diode model for diode from analogLib?

    Category: Custom IC Design

    By BaaB

    •

    updated over 4 years ago by KhanAmir

    8 replies • 40192 views
  • Discussion

    Please, how to create a peelable mask layer?

    Category: Allegro X PCB Editor

    By Andy123UK

    •

    updated over 4 years ago by Andy123UK

    2 replies • 12054 views
  • Discussion

    auto routing maximum layer

    Category: Allegro X PCB Editor

    By ichliebedich

    •

    updated over 4 years ago by ichliebedich

    4 replies • 12489 views
  • Discussion

    Static Dummy net name auto assign respect to IC pin net name

    Category: PCB Design

    By KARTHIK RANGARAJ

    •

    updated over 4 years ago by masamasa

    1 replies • 11739 views
  • Discussion

    sigrity speedem simulator animation

    Category: PCB Design

    By twopoint2k

    •

    started over 4 years ago

    0 replies • 11100 views
  • Discussion

    parasitic extraction question on sub-blocks using top-level RCE

    Category: Custom IC Design

    By life

    •

    updated over 4 years ago by MaximX

    11 replies • 16760 views
  • Discussion

    Replace via array with one large via rectangle per instance

    Category: Custom IC SKILL

    By socratic

    •

    updated over 4 years ago by socratic

    3 replies • 13885 views
  • Discussion

    Cadence Support Login is busted. Login-issues point-of-contact is broken email-link.

    Category: Custom IC Design

    By itskando

    •

    updated over 4 years ago by Frank Wiedmann

    4 replies • 14888 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information