• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      AC202503109020
      AC202503109020 70 Points
    • 3
      AvaqIC
      AvaqIC 60 Points
    • 4
      ST202606301857
      ST202606301857 50 Points
    • 4
      HP20260601263
      HP20260601263 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    I want to create via on two metal overlaps, and I need to pull back or delete the metal overhang or extensions to via center? Kindly help me, just started on coding.

    Category: Custom IC SKILL

    By CDB

    •

    updated over 2 years ago by yogeshjaiswalCAD

    3 replies • 8158 views
  • Discussion

    The circuit is not giving correct plot for output

    Category: Custom IC Design

    By omer4526

    •

    updated over 2 years ago by sgcad

    3 replies • 6697 views
  • Discussion

    Why is Spectre ignoring time tolerance or time step conditions from Verilog-AMS models?

    Category: Custom IC Design

    By DomiHammerfall

    •

    updated over 2 years ago by DomiHammerfall

    2 replies • 7610 views
  • Suggested Answer

    Nets in the PCB layout not respecting the spacing rules provided in the constraint manager

    Category: Allegro X PCB Editor

    By RohitRohan

    •

    updated over 2 years ago by RohitRohan

    13 replies • 11770 views
  • Discussion

    how to force the variables inside a class? i'm facing this error "FOAUTO"

    Category: Functional Verification

    By chetan somana

    •

    updated over 2 years ago by chetan somana

    6 replies • 5573 views
  • Answered

    shape splits

    Category: Allegro X PCB Editor

    By masamasa

    •

    updated over 2 years ago by masamasa

    6 replies • 9246 views
  • Discussion

    Tagging uvm_errors in waveform file for post-processing

    Category: Functional Verification

    By antmarzam

    •

    updated over 2 years ago by Doug Koslow

    3 replies • 7418 views
  • Answered

    Net alias label deleted by mistake, howto get it back

    Category: Allegro X Capture CIS

    By luqa

    •

    updated over 2 years ago by luqa

    4 replies • 4872 views
  • Discussion

    Using environment variables in Model Libraries form

    Category: Custom IC Design

    By mazorra

    •

    updated over 2 years ago by mazorra

    4 replies • 8612 views
  • Discussion

    What’s new in Celsius Thermal Solver 2023.1 HF2 - #1

    Category: Celsius Thermal Solver

    By SimTech

    •

    started over 2 years ago

    0 replies • 1315 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information