• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Zhifeng Jin
      Zhifeng Jin 95 Points
    • 2
      Rita Fung
      Rita Fung 76 Points
    • 3
      AVAQ Semi
      AVAQ Semi 65 Points
    • 4
      ST202606301857
      ST202606301857 50 Points
    • 5
      EDA Star
      EDA Star 41 Points
  • Leaderboard

    • 1
      steve
      steve 17,884 Points
    • 2
      oldmouldy
      oldmouldy 13,840 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    how to trim metal(overhangs over vias)

    Category: Custom IC Design

    By Nava5495

    •

    started over 4 years ago

    0 replies • 1359 views
  • Discussion

    How to change Default Decend View type

    Category: Custom IC Design

    By SpiceMonkey

    •

    updated over 4 years ago by SpiceMonkey

    6 replies • 14516 views
  • Discussion

    Check if MOSFET gate is connected to power suppy rails

    Category: Custom IC SKILL

    By dragank

    •

    updated over 4 years ago by dragank

    1 replies • 9721 views
  • Discussion

    Allegro - Tip of the Week: Dynamic Component Alignment

    Category: Allegro X PCB Editor

    By PCBTech

    •

    started over 4 years ago

    0 replies • 3118 views
  • Not Answered

    Software maintenance fee is an option or a must ?

    Category: Allegro X APD

    By tension

    •

    updated over 4 years ago by jc teyssier

    2 replies • 12785 views
  • Discussion

    VerilogA: analysis function will not take a string variable

    Category: Mixed-Signal Design

    By NewScreenName

    •

    updated over 4 years ago by NewScreenName

    4 replies • 12176 views
  • Discussion

    clear list box value

    Category: Custom IC SKILL

    By Drake96

    •

    updated over 4 years ago by Drake96

    4 replies • 11678 views
  • Discussion

    Pcells LVS fail. Master not found

    Category: Custom IC Design

    By RCardella

    •

    started over 4 years ago

    0 replies • 9412 views
  • Not Answered

    How to export all symbols of schematic diagram of Allegro system capture project to a new library file?

    Category: Allegro X System Capture (EE Cockpit)

    By Zhifeng Jin

    •

    updated over 4 years ago by atishcdns

    1 replies • 9792 views
  • Discussion

    Is there a quicker way to display an output after sims?

    Category: Custom IC Design

    By kenc184

    •

    updated over 4 years ago by kenc184

    3 replies • 10440 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information