• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      AC202503109020
      AC202503109020 70 Points
    • 3
      HP20260601263
      HP20260601263 50 Points
    • 4
      FK202606088435
      FK202606088435 42 Points
    • 5
      RM202605273230
      RM202605273230 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How can I build a popup menu and add a separator line in Allegro SKILL?

    Category: Allegro X Scripting - Skill

    By JuanCR

    •

    started 9 months ago

    0 replies • 1082 views
  • Discussion

    PVS LVS not flagging device W/L mismatches in gpdk045 (IC23.1 / PVS 23.11)

    Category: Custom IC Design

    By RK202509013321

    •

    updated 9 months ago by Andrew Beckett

    6 replies • 2304 views
  • Discussion

    ADE Explorer Design Variables sweep sets for Cadence PDK FinFet mosfet multiplier

    Category: Custom IC Design

    By hesaliveJim

    •

    updated 9 months ago by Andrew Beckett

    3 replies • 3176 views
  • Discussion

    How to delete a Die without removing it from a design entirely

    Category: Allegro X APD

    By JuanCR

    •

    updated 9 months ago by FB202509068023

    1 replies • 5099 views
  • Not Answered

    Renaming trace nets. Can this actually be done? In legacy or Presto?

    Category: OrCAD X Presto PCB

    By DG202504226528

    •

    updated 9 months ago by DG202504226528

    1 replies • 1342 views
  • Discussion

    How to use "config" or other methods to switch the cell's library during simulation

    Category: Custom IC Design

    By dogman4

    •

    updated 9 months ago by dogman4

    4 replies • 1395 views
  • Discussion

    Cannot obtain the license for spectreRF when interfacing matlab with spectre

    Category: Custom IC Design

    By SW202509035411

    •

    updated 9 months ago by SW202509035411

    17 replies • 5415 views
  • Discussion

    Quantus QRC issue

    Category: Custom IC Design

    By HY20250821344

    •

    updated 9 months ago by HY20250821344

    2 replies • 2900 views
  • Discussion

    Could not find netlist procedure:SpectreFNPairs instance

    Category: Custom IC Design

    By ranaya

    •

    updated 9 months ago by Andrew Beckett

    5 replies • 1812 views
  • Discussion

    LUT implementation using VerilogA code In Cadence Virtuoso

    Category: Custom IC Design

    By ZulfiqarKiani

    •

    started 9 months ago

    0 replies • 2475 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information