• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Aurel B
      Aurel B 52 Points
    • 2
      AC20250829806
      AC20250829806 50 Points
    • 2
      SD20251126912
      SD20251126912 50 Points
    • 2
      SM202511279440
      SM202511279440 50 Points
    • 5
      HASAN2024
      HASAN2024 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,724 Points
    • 2
      oldmouldy
      oldmouldy 13,640 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,477 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    XY Placement

    Category: Allegro X PCB Editor

    By olebon

    •

    updated over 5 years ago by CadAce2K

    3 replies • 16192 views
  • Not Answered

    capture update cache vs replace cache

    Category: Allegro X Capture CIS

    By frank mpbc

    •

    updated over 5 years ago by frank mpbc

    4 replies • 16626 views
  • Discussion

    Making a component with only one power pin displayed but connected to several ball of BGA

    Category: Allegro X PCB Editor

    By vincentAEM

    •

    updated over 5 years ago by stumpsr1019

    3 replies • 13739 views
  • Discussion

    Import design innovus

    Category: Digital Implementation

    By Luisonidas

    •

    started over 5 years ago

    0 replies • 14568 views
  • Discussion

    Diff between "fig" and "figs"

    Category: Custom IC SKILL

    By SrBraj

    •

    updated over 5 years ago by Andrew Beckett

    1 replies • 2391 views
  • Discussion

    generate over a loop the same module with different parameter and maintain it in systemverilog UVM environment

    Category: Functional Verification

    By EranW

    •

    updated over 5 years ago by EranW

    2 replies • 14415 views
  • Discussion

    Allegro PCB --> Export Placement ????

    Category: Allegro X PCB Editor

    By split63

    •

    updated over 5 years ago by mcatramb91

    12 replies • 15494 views
  • Discussion

    How to make copper pour on a layer if PCB Editor crashes every time I try to place a shape?

    Category: Allegro X PCB Editor

    By olebon

    •

    updated over 5 years ago by olebon

    15 replies • 20783 views
  • Discussion

    Re: WildCard for Spectre Save statement

    Category: Custom IC Design

    By slim15

    •

    updated over 5 years ago by slim15

    2 replies • 15064 views
  • Discussion

    Can you set the schematic annotations simulation results directory remotely via ocean?

    Category: Custom IC Design

    By CADcasualty

    •

    updated over 5 years ago by CADcasualty

    5 replies • 14528 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information