• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 124 Points
    • 2
      excellon1
      excellon1 85 Points
    • 3
      steve
      steve 70 Points
    • 4
      HASAN2024
      HASAN2024 55 Points
    • 5
      SD20251126912
      SD20251126912 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,704 Points
    • 2
      oldmouldy
      oldmouldy 13,630 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Creating Assura DRC rule to check that sep of 2 layers is exactly 2 different values

    Category: Custom IC Design

    By Miguel V

    •

    started 27 days ago

    0 replies • 359 views
  • Discussion

    LVS Warning: “Unattached port label” for PLUS/MINUS on layer ind11_text — can’t locate device

    Category: Custom IC Design

    By RK202509013321

    •

    updated 27 days ago by RobMan

    3 replies • 672 views
  • Discussion

    Dual Core Oscillator Open Loop

    Category: Custom IC Design

    By IS20250922772

    •

    started 27 days ago

    0 replies • 351 views
  • Discussion

    Assembler: possible to disable automatic evaluation of output expressions?

    Category: Custom IC Design

    By dontpanic

    •

    updated 27 days ago by Andrew Beckett

    1 replies • 470 views
  • Discussion

    Assembler: possible to force inclusion of model file(s) at the very beginning of netlist?

    Category: Custom IC Design

    By dontpanic

    •

    updated 27 days ago by Andrew Beckett

    3 replies • 607 views
  • Answered

    loading skill codes

    Category: Allegro X PCB Editor

    By masamasa

    •

    updated 27 days ago by eDave

    3 replies • 756 views
  • Discussion

    Interactive mode for Spectre using Python/TCL

    Category: Custom IC Design

    By CB202409064221

    •

    updated 27 days ago by Andrew Beckett

    1 replies • 290 views
  • Discussion

    PasCdfDone errors from callbacks

    Category: Custom IC SKILL

    By BS202501273649

    •

    updated 28 days ago by Andrew Beckett

    12 replies • 2933 views
  • Discussion

    Strange parameter setting behaviour in a specific PDK

    Category: Custom IC SKILL

    By BS202501273649

    •

    updated 28 days ago by Andrew Beckett

    4 replies • 686 views
  • Discussion

    Error while setting prBoundary points after adjusting top and bottom offsets

    Category: Custom IC SKILL

    By AR202509246930

    •

    updated 28 days ago by AR202509246930

    2 replies • 472 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information