• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Rita Fung
      Rita Fung 71 Points
    • 2
      Zhifeng Jin
      Zhifeng Jin 60 Points
    • 3
      oAwad
      oAwad 40 Points
    • 4
      LogicNet
      LogicNet 36 Points
    • 5
      excellon1
      excellon1 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,894 Points
    • 2
      oldmouldy
      oldmouldy 13,845 Points
    • 3
      eDave
      eDave 10,386 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Answered

    Part List Filter Won’t Clear in OrCAD 17.4 – Any Fix?

    Category: Allegro X Capture CIS

    By JB202506127449

    •

    updated over 1 year ago by BX202501098157

    4 replies • 2308 views
  • Discussion

    Automatic routing --> All nets in Layout GXL of Cadence Virtuoso

    Category: Custom IC Design

    By hoangtn3702

    •

    started over 1 year ago

    0 replies • 623 views
  • Suggested Answer

    Design Rules Check OPTION FROM TCL

    Category: Allegro X Scripting - TCL

    By ZH202409115233

    •

    updated over 1 year ago by TechnoBobby

    1 replies • 1733 views
  • Discussion

    How to plot a histogram of a relative error in a Monte Carlo analysis?

    Category: Custom IC Design

    By DomiHammerfall

    •

    updated over 1 year ago by DomiHammerfall

    3 replies • 3552 views
  • Discussion

    Display Top Ranked Results from Text File in Assembler Output Tab

    Category: Custom IC SKILL

    By HongJian

    •

    updated over 1 year ago by HongJian

    1 replies • 2471 views
  • Answered

    How to split the etch plane with same net name

    Category: Allegro X PCB Editor

    By RohitRohan

    •

    updated over 1 year ago by JCTEYSSIER0

    6 replies • 6079 views
  • Suggested Answer

    Waived DRC

    Category: Allegro X PCB Editor

    By PCB6453

    •

    updated over 1 year ago by QH202507033751

    7 replies • 11925 views
  • Suggested Answer

    Hetrgenous hierarchical blocks.

    Category: Allegro X Capture CIS

    By SolderMonkey

    •

    updated over 1 year ago by SolderMonkey

    2 replies • 1862 views
  • Discussion

    Skill Pcell Post Trigger Function

    Category: Custom IC SKILL

    By kdolan

    •

    updated over 1 year ago by kdolan

    2 replies • 3125 views
  • Answered

    Editing title block field manually breaks script

    Category: Allegro X Scripting - TCL

    By Mhawley1

    •

    updated over 1 year ago by Mhawley1

    3 replies • 2090 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information