• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      steve
      steve 45 Points
    • 3
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
    • 5
      Robert Finley
      Robert Finley 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,710 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,508 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Saving node voltages in Cadence

    Category: Custom IC SKILL

    By Chevelle70

    •

    updated over 7 years ago by Chevelle70

    2 replies • 16386 views
  • Discussion

    OCEAN Tutorial

    Category: Mixed-Signal Design

    By growingmind

    •

    updated over 7 years ago by Andrew Beckett

    5 replies • 21900 views
  • Discussion

    When using package symbol creator, standard library of footprint no longer showing

    Category: PCB Design

    By James4235

    •

    started over 7 years ago

    0 replies • 13075 views
  • Discussion

    Differences between "report power" and "report scan_power"

    Category: Logic Design

    By nokta

    •

    started over 7 years ago

    0 replies • 1844 views
  • Discussion

    QRC .rcx_setup.tpl file

    Category: Custom IC Design

    By AlexGo

    •

    updated over 7 years ago by AlexGo

    2 replies • 14591 views
  • Discussion

    Spectre simulation with schematic in Verilog-A

    Category: Mixed-Signal Design

    By JimmyLin

    •

    updated over 7 years ago by JimmyLin

    4 replies • 19141 views
  • Discussion

    Remove automatic parameter legend entries from sweep result plot

    Category: Custom IC SKILL

    By Jan Cools

    •

    updated over 7 years ago by Andrew Beckett

    1 replies • 14394 views
  • Discussion

    PicknPlace File generated from Orcad Layout is not in correct format

    Category: PCB Design

    By lakers024

    •

    updated over 7 years ago by lakers024

    24 replies • 24687 views
  • Discussion

    Not allowing Dynamic shape on etch layer

    Category: PCB Design

    By OEMTIM

    •

    updated over 7 years ago by OEMTIM

    5 replies • 17445 views
  • Discussion

    axlAddOutputExpr() does not plot signal

    Category: Custom IC SKILL

    By Nicolas Callens

    •

    updated over 7 years ago by Dimitra Papazoglou

    10 replies • 17173 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information