• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      oldmouldy
      oldmouldy 65 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 3
      JCTEYSSIER0
      JCTEYSSIER0 50 Points
    • 5
      zpofrp
      zpofrp 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,750 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,720 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    pCell need load .il file every time I open icfb

    Category: Custom IC SKILL

    By richardyuan

    •

    updated over 12 years ago by richardyuan

    2 replies • 14947 views
  • Discussion

    bindkeys

    Category: Custom IC SKILL

    By cconner

    •

    updated over 12 years ago by skillUser

    2 replies • 14596 views
  • Discussion

    Xdefault for LSW menu text

    Category: Custom IC Design

    By danmc

    •

    updated over 12 years ago by danmc

    4 replies • 15072 views
  • Discussion

    Verilog-A read file separated by delays

    Category: Custom IC Design

    By kennethbrun

    •

    updated over 12 years ago by Andrew Beckett

    12 replies • 24578 views
  • Discussion

    Report the netlist types used in ADE XL netlists?

    Category: Custom IC Design

    By sram8t

    •

    updated over 12 years ago by sram8t

    9 replies • 16518 views
  • Discussion

    [Help] How to convert the verilog code to circuit for ADC simulation.

    Category: Mixed-Signal Design

    By xxgenerall

    •

    updated over 12 years ago by Andrew Beckett

    1 replies • 17301 views
  • Discussion

    Assura variable for runset name

    Category: Custom IC SKILL

    By Leonid Y

    •

    updated over 12 years ago by Andrew Beckett

    3 replies • 14456 views
  • Discussion

    Execution of ocean script in Cadence IC 6.1.5 and Cadence IC 5.1.41

    Category: Custom IC Design

    By Lings

    •

    updated over 12 years ago by Andrew Beckett

    5 replies • 15851 views
  • Discussion

    *Error* eval: undefined function – hiGraphicMode

    Category: Custom IC SKILL

    By Duy Hien

    •

    updated over 12 years ago by Duy Hien

    11 replies • 29820 views
  • Discussion

    Refreshing library padstacks

    Category: PCB Design

    By KEN13

    •

    updated over 12 years ago by KEN13

    6 replies • 15283 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information