• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      HASAN2024
      HASAN2024 55 Points
    • 2
      Aurel B
      Aurel B 51 Points
    • 3
      SD20251126912
      SD20251126912 50 Points
    • 3
      SM202511279440
      SM202511279440 50 Points
    • 5
      Don2009
      Don2009 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,719 Points
    • 2
      oldmouldy
      oldmouldy 13,640 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Meaning of 1v in pmos_1v in gpdk045 library

    Category: Custom IC Design

    By APM

    •

    updated over 1 year ago by APM

    3 replies • 4974 views
  • Discussion

    Gate Operator Control Panel

    Category: Custom IC Design

    By shyam Bharvad

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 3858 views
  • Discussion

    Ignoring patterns in CDF callbacks (CCSinvokeCallbacks)

    Category: Custom IC SKILL

    By AB_1716362704952

    •

    updated over 1 year ago by Andrew Beckett

    5 replies • 5719 views
  • Discussion

    Fetching the operating point of a transistor in VerilogA with "$simprobe" always returns 0

    Category: Custom IC Design

    By CroAndro

    •

    updated over 1 year ago by CroAndro

    2 replies • 1145 views
  • Discussion

    get/getq: first arg must be either symbol, list, defstruct or user type - 67.45

    Category: Custom IC SKILL

    By ramdev

    •

    updated over 1 year ago by ramdev

    5 replies • 2153 views
  • Answered

    Place Part Issue

    Category: Allegro X Capture CIS

    By AB_1716517759627

    •

    updated over 1 year ago by AB_1716517759627

    2 replies • 3043 views
  • Discussion

    Error in cds_srr (line 20)

    Category: RF Design

    By sepideh

    •

    updated over 1 year ago by Andrew Beckett

    1 replies • 4731 views
  • Discussion

    Inherited terminal

    Category: Custom IC Design

    By Vishesh Gupta

    •

    updated over 1 year ago by Vishesh Gupta

    4 replies • 6342 views
  • Not Answered

    Add Prefix into the current schematic

    Category: Design Entry HDL

    By Son

    •

    updated over 1 year ago by srish09

    3 replies • 4746 views
  • Discussion

    Re-run Monte Carlo failures for Two-Step trim simulations

    Category: Custom IC Design

    By TempViator

    •

    updated over 1 year ago by TempViator

    1 replies • 4471 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information