• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      excellon1
      excellon1 80 Points
    • 2
      DavidJHutchins
      DavidJHutchins 70 Points
    • 3
      AM202508216721
      AM202508216721 50 Points
    • 3
      AG202508246034
      AG202508246034 50 Points
    • 5
      steve
      steve 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,559 Points
    • 2
      oldmouldy
      oldmouldy 13,545 Points
    • 3
      eDave
      eDave 10,176 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    LeafPin usage in CTS

    Category: Digital Implementation

    By MaK78 MaK78

    •

    updated over 14 years ago by MaK78

    3 replies • 14128 views
  • Discussion

    About schematic Plot

    Category: Custom IC Design

    By bobbygang bobbygang

    •

    updated over 14 years ago by dmay

    5 replies • 14510 views
  • Discussion

    Error: ncelab: *F,CUATOP: Attempt to instance top level module

    Category: Functional Verification

    By Lawee Lawee

    •

    updated over 14 years ago by TAM1

    1 replies • 2226 views
  • Discussion

    What is the use of via placing in Grid ?

    Category: PCB Design

    By Raam Raam

    •

    started over 14 years ago

    0 replies • 12146 views
  • Discussion

    About floor()

    Category: Custom IC Design

    By bobbygang bobbygang

    •

    updated over 14 years ago by Andrew Beckett

    1 replies • 15289 views
  • Discussion

    techFile: Spacings constraint warning

    Category: Custom IC SKILL

    By kb how kb how

    •

    updated over 14 years ago by kb how

    5 replies • 14754 views
  • Discussion

    Plotting new post-simulation outputs in ADEXL

    Category: Custom IC Design

    By blorbx blorbx

    •

    started over 14 years ago

    0 replies • 12949 views
  • Discussion

    how to fix channel gap

    Category: Digital Implementation

    By gops gops

    •

    updated over 14 years ago by Kari

    8 replies • 14409 views
  • Discussion

    Adding New layer

    Category: Custom IC Design

    By AnilKumar15 AnilKumar15

    •

    updated over 14 years ago by dmay

    2 replies • 14900 views
  • Discussion

    an issue with the type of the pins

    Category: PCB Design

    By Mohad Mohad

    •

    started over 14 years ago

    0 replies • 11958 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information