• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      oldmouldy
      oldmouldy 65 Points
    • 3
      MZ20250602835
      MZ20250602835 52 Points
    • 4
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,750 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,720 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Answered

    padstack question

    Category: Allegro X PCB Editor

    By masamasa

    •

    updated over 2 years ago by masamasa

    4 replies • 6643 views
  • Discussion

    Not able to annotate "Region operating point

    Category: Custom IC Design

    By Vishesh Gupta

    •

    updated over 2 years ago by Vishesh Gupta

    2 replies • 2107 views
  • Discussion

    genus low

    Category: Digital Implementation

    By anyoumus

    •

    started over 2 years ago

    0 replies • 5291 views
  • Not Answered

    How to use skill code to check pad to package geometry air gap?

    Category: Allegro X PCB Editor

    By ivy372

    •

    updated over 2 years ago by Tyler

    1 replies • 5542 views
  • Suggested Answer

    Severe Lag in OrCad X PCB Editor During Routing and Infinite Cursor Use

    Category: Allegro X PCB Editor

    By Xicong

    •

    updated over 2 years ago by TCHA

    7 replies • 9377 views
  • Discussion

    To deal with the cell pin overlap with the PG mesh.

    Category: Digital Implementation

    By PacificFeng

    •

    started over 2 years ago

    0 replies • 5449 views
  • Discussion

    adexl montecarlo simulations stuck

    Category: Custom IC Design

    By hesaliveJim

    •

    updated over 2 years ago by Andrew Beckett

    3 replies • 6459 views
  • Discussion

    skill IDE bind key to run code in selection

    Category: Custom IC SKILL

    By zigi

    •

    updated over 2 years ago by zigi

    3 replies • 6309 views
  • Not Answered

    Result of calculation in FineTurbo

    Category: Results analysis

    By DenysK

    •

    updated over 2 years ago by Gaurav

    6 replies • 7037 views
  • Discussion

    Recall previous layout layer visibility sets

    Category: Custom IC SKILL

    By blankman

    •

    updated over 2 years ago by blankman

    8 replies • 8882 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information