• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 129 Points
    • 2
      excellon1
      excellon1 127 Points
    • 3
      steve
      steve 100 Points
    • 4
      DavidJHutchins
      DavidJHutchins 90 Points
    • 5
      avant
      avant 76 Points
  • Leaderboard

    • 1
      steve
      steve 17,699 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Not Answered

    Where can I find details of this below attributes?How to instruct the Genus tool to add isolation cell on clock,set,reset pin of zero pin retention flop?

    Category: General OnCloud Platform

    By Arunpandiyan Anbarasu

    •

    started over 2 years ago

    0 replies • 1304 views
  • Discussion

    BJT models HiCUM (bht)

    Category: Custom IC Design

    By sidm

    •

    updated over 2 years ago by sidm

    6 replies • 8513 views
  • Discussion

    DRC check and LVS check has no error but still seeing the layer error?

    Category: Custom IC Design

    By Vishesh Gupta

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 6451 views
  • Discussion

    Setting dynamic parmeter in pss analysis

    Category: Custom IC Design

    By Abhrarup

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 6549 views
  • Discussion

    How to implement Chip on Board (CoB) technology by using Allegro PCB Editor

    Category: Allegro X PCB Editor

    By mahimag

    •

    started over 2 years ago

    0 replies • 7808 views
  • Discussion

    Maestro : Width of columns in "Results" Tab is large. How to reduce it?

    Category: Custom IC Design

    By Saikiran IND

    •

    updated over 2 years ago by Saikiran IND

    2 replies • 1555 views
  • Answered

    Changing Line to Shape Spacing for a net

    Category: Allegro X PCB Editor

    By melview1

    •

    updated over 2 years ago by melview1

    4 replies • 8051 views
  • Discussion

    I'm using lceExtract and I would like to capture it's output to an external file. Is there a way to capture this?

    Category: Custom IC SKILL

    By DonnaDucharme

    •

    updated over 2 years ago by DonnaDucharme

    2 replies • 1051 views
  • Suggested Answer

    Problem with OBLONG_Y figure name while using make_axlPadStackDrill

    Category: Allegro X Scripting - Skill

    By piorog

    •

    updated over 2 years ago by mahimag

    3 replies • 2887 views
  • Discussion

    Innovus vs Calibre DRC results

    Category: Digital Implementation

    By Anas2023a95

    •

    updated over 2 years ago by DimoM

    3 replies • 10743 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information