• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      AC202503109020
      AC202503109020 70 Points
    • 3
      AVAQ Semi
      AVAQ Semi 65 Points
    • 4
      ST202606301857
      ST202606301857 50 Points
    • 5
      FK202606088435
      FK202606088435 42 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    What does Noise Contribution Option in transient simulation mean?

    Category: Custom IC Design

    By Leo66

    •

    updated over 3 years ago by Leo66

    2 replies • 10902 views
  • Discussion

    To shrink/grow the rectangle or polygon by factor and by specified direction (x or y)

    Category: Custom IC SKILL

    By Kevin Li

    •

    updated over 3 years ago by Kevin Li

    4 replies • 5779 views
  • Discussion

    Is it required a particular license to plot internal VerilogA parameters?

    Category: Custom IC Design

    By Rawcode

    •

    updated over 3 years ago by Rawcode

    11 replies • 14532 views
  • Discussion

    checking Pin access for standard cell

    Category: Custom IC SKILL

    By RLANDERI1234

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 8403 views
  • Discussion

    How to get a value of object in contraint groups?

    Category: Custom IC SKILL

    By knowledgeseeker

    •

    updated over 3 years ago by Andrew Beckett

    3 replies • 9063 views
  • Suggested Answer

    OrCAD Capture hangs

    Category: Allegro X Capture CIS

    By Apexter

    •

    updated over 3 years ago by rg13

    2 replies • 7782 views
  • Discussion

    Questions about a constraint in the SDC

    Category: Digital Implementation

    By Goddard

    •

    updated over 3 years ago by HumusLuke

    5 replies • 12903 views
  • Answered

    Is it possible to mention height restriction in a specific area on the PCB

    Category: Allegro X PCB Editor

    By JITHINDEV

    •

    updated over 3 years ago by excellon1

    3 replies • 9652 views
  • Not Answered

    How to create a BOM that takes into consideration MFG P/N property that is named differently for different components?

    Category: Allegro X Capture CIS

    By Firas Abd El Gani

    •

    updated over 3 years ago by jgregoire

    1 replies • 2255 views
  • Discussion

    Digital Custom Placer Via not placing

    Category: Logic Design

    By KhanAmir

    •

    updated over 3 years ago by realakirabutt

    3 replies • 10248 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information