• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 124 Points
    • 2
      excellon1
      excellon1 95 Points
    • 3
      steve
      steve 70 Points
    • 4
      HASAN2024
      HASAN2024 55 Points
    • 5
      SD20251126912
      SD20251126912 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,704 Points
    • 2
      oldmouldy
      oldmouldy 13,630 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Follow Up Discussion on Maestro can't save current with "WARNING (ADE-1063): The output with same signal '***' is already defined."

    Category: Custom IC Design

    By Kelsey Reed

    •

    updated 4 months ago by Kelsey Reed

    1 replies • 373 views
  • Not Answered

    Opening legacy Allegro/OrCAD files in the cloud-based platform

    Category: General OnCloud Platform

    By TW202507229844

    •

    started 4 months ago

    0 replies • 414 views
  • Answered

    Iterate occurrences of title blocks

    Category: Allegro X Scripting - TCL

    By Mhawley1

    •

    updated 4 months ago by Mhawley1

    2 replies • 1079 views
  • Discussion

    How do I set default layout view for EM/IR data layout analysis Lib/Cell/View

    Category: Custom IC Design

    By BillH314

    •

    started 4 months ago

    0 replies • 233 views
  • Not Answered

    We value your Input – Help us bridge Forum Content Gaps

    Category: Allegro X Capture CIS

    By Renu Vibha

    •

    updated 4 months ago by SolderMonkey

    1 replies • 721 views
  • Not Answered

    Output File Paths

    Category: Sigrity

    By LL202408212637

    •

    updated 4 months ago by CadAP

    1 replies • 1181 views
  • Discussion

    The drain and source is different direction in pex with different fingers of the same mos

    Category: Custom IC Design

    By dogman4

    •

    updated 4 months ago by Andrew Beckett

    1 replies • 1209 views
  • Discussion

    The current direction is different after simulation with different fingers of the same mos

    Category: Custom IC Design

    By dogman4

    •

    updated 4 months ago by dogman4

    3 replies • 1534 views
  • Discussion

    DRC, LVS, parasitic extraction using SKILL

    Category: Custom IC SKILL

    By hoangtn3702

    •

    updated 4 months ago by Andrew Beckett

    7 replies • 2496 views
  • Not Answered

    How to get Xtensa SDK license for build

    Category: Implementation

    By ES202507032019

    •

    started 4 months ago

    0 replies • 757 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information