• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      avant
      avant 50 Points
    • 1
      HP20260601263
      HP20260601263 50 Points
    • 3
      JV202605125312
      JV202605125312 30 Points
    • 4
      RM202605273230
      RM202605273230 25 Points
    • 5
      MZ20250602835
      MZ20250602835 20 Points
  • Leaderboard

    • 1
      steve
      steve 17,859 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Suggested Answer

    Broadside coupled differential pair, possible in Allegro?

    Category: Allegro X PCB Editor

    By bdc66a938f164d

    •

    updated 7 months ago by bdc66a938f164d

    3 replies • 2244 views
  • Suggested Answer

    Issue with function @key parameters

    Category: Allegro X Scripting - Skill

    By DavidJHutchins

    •

    updated 7 months ago by Hoangkhoipcb

    2 replies • 1123 views
  • Discussion

    IC Packagers: Optimizing the connectivity between die escape routing and BGA balls made easy in Integrity System Planner

    Category: Allegro X APD

    By JFLepere

    •

    started 7 months ago

    0 replies • 2201 views
  • Discussion

    about cadence virtuoso guidance manual problem

    Category: Custom IC Design

    By JJ202503031042

    •

    updated 7 months ago by JJ202503031042

    3 replies • 2377 views
  • Suggested Answer

    When is the next hotfix for 25 coming out? Presto and the legacy tool are super buggy since 25... even more so :(

    Category: OrCAD X Presto PCB

    By DG202504226528

    •

    updated 7 months ago by Elecguy

    1 replies • 1726 views
  • Discussion

    Programmable voltage/current sources

    Category: Mixed-Signal Design

    By LostBoy

    •

    started 7 months ago

    0 replies • 788 views
  • Discussion

    Creating Assura DRC rule to check that sep of 2 layers is exactly 2 different values

    Category: Custom IC Design

    By Miguel V

    •

    started 7 months ago

    0 replies • 1511 views
  • Discussion

    LVS Warning: “Unattached port label” for PLUS/MINUS on layer ind11_text — can’t locate device

    Category: Custom IC Design

    By RK202509013321

    •

    updated 7 months ago by RobMan

    3 replies • 1800 views
  • Discussion

    Dual Core Oscillator Open Loop

    Category: Custom IC Design

    By IS20250922772

    •

    started 7 months ago

    0 replies • 1363 views
  • Discussion

    Assembler: possible to disable automatic evaluation of output expressions?

    Category: Custom IC Design

    By dontpanic

    •

    updated 7 months ago by Andrew Beckett

    1 replies • 1689 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information