• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      AC202503109020
      AC202503109020 70 Points
    • 3
      AvaqIC
      AvaqIC 60 Points
    • 4
      ST202606301857
      ST202606301857 50 Points
    • 4
      HP20260601263
      HP20260601263 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Pelle Pelle Leather jackets, the jackets you never wore before

    Category: Digital Implementation

    By johngram

    •

    updated over 3 years ago by emmaz246

    1 replies • 10761 views
  • Discussion

    New in V16 – Associating Schematics with Process Library in AWR tool

    Category: AWR Design Environment

    By SimTech

    •

    updated over 3 years ago by archer97

    1 replies • 8555 views
  • Discussion

    Attempting to Merge Shapes Created by two rodFillWithRects

    Category: Custom IC SKILL

    By Ynishant

    •

    updated over 3 years ago by Ynishant

    2 replies • 10423 views
  • Discussion

    How to Solve a Thermal Challenge in a PCB Using Celsius

    Category: Celsius Thermal Solver

    By SimTech

    •

    started over 3 years ago

    0 replies • 6960 views
  • Not Answered

    Getting Static Shape DBID Alone

    Category: Allegro X Scripting - Skill

    By karthikeyank

    •

    updated over 3 years ago by VVRD

    1 replies • 4285 views
  • Discussion

    removing lines from DSPF file will use schematic alternative lines?

    Category: Custom IC Design

    By Pirate King

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 9001 views
  • Discussion

    I would like (edge or point of object ) to be hilighted just like leQuickAlign.

    Category: Custom IC SKILL

    By jjoon2

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 8987 views
  • Discussion

    How to define a specific variable for each corner

    Category: Custom IC Design

    By sjwprcker

    •

    updated over 3 years ago by FormerMember

    1 replies • 11127 views
  • Discussion

    Incorrect parasitic capacitance Calibre-QRC Flow

    Category: Custom IC Design

    By ARoxas

    •

    updated over 3 years ago by drdanmc

    2 replies • 11450 views
  • Not Answered

    Unable to generate netlist due to a part missing pin error

    Category: Allegro X Capture CIS

    By Neil mustafa

    •

    updated over 3 years ago by oldmouldy

    3 replies • 8791 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information