• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 185 Points
    • 2
      JCTEYSSIER0
      JCTEYSSIER0 90 Points
    • 3
      bdc66a938f164d
      bdc66a938f164d 87 Points
    • 4
      oldmouldy
      oldmouldy 80 Points
    • 5
      excellon1
      excellon1 66 Points
  • Leaderboard

    • 1
      steve
      steve 17,599 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,206 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    extracting simulation temperature

    Category: Custom IC Design

    By Svilen64

    •

    updated over 3 years ago by Svilen64

    2 replies • 10342 views
  • Discussion

    Reduce Marknet speed in identifying Short

    Category: Custom IC SKILL

    By John Z

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 8132 views
  • Discussion

    Describe the peak current method [Verilog-A]

    Category: Custom IC Design

    By YYLee

    •

    updated over 3 years ago by FormerMember

    2 replies • 8967 views
  • Discussion

    Putting testpoint out of the board by a script

    Category: Allegro X PCB Editor

    By Leotordo

    •

    updated over 3 years ago by DavidJHutchins

    1 replies • 8487 views
  • Discussion

    verilogams $rdist_normal for random resistor value in a transient simulation

    Category: Mixed-Signal Design

    By AndyD93

    •

    updated over 3 years ago by AndyD93

    14 replies • 16515 views
  • Discussion

    warning: global net connections have not been applied to the instance!

    Category: Digital Implementation

    By Clara Dong

    •

    updated over 3 years ago by Clara Dong

    2 replies • 11722 views
  • Discussion

    How to set appropriate transient simulation step size?

    Category: Custom IC Design

    By Clara Dong

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 14357 views
  • Discussion

    I cannot run a .il script automatically in linux terminal

    Category: Custom IC SKILL

    By lingtao jiang

    •

    updated over 3 years ago by lingtao jiang

    9 replies • 11300 views
  • Discussion

    What is the correct way to make a cellview from DSPF file?

    Category: Custom IC Design

    By delgsy

    •

    updated over 3 years ago by Andrew Beckett

    2 replies • 10280 views
  • Discussion

    Verilog-A control of temperature for single instances?

    Category: Custom IC Design

    By PistakioKernel

    •

    updated over 3 years ago by PistakioKernel

    2 replies • 9459 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information