• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      avant
      avant 55 Points
    • 2
      HP20260601263
      HP20260601263 50 Points
    • 3
      JV202605125312
      JV202605125312 30 Points
    • 4
      FK202606088435
      FK202606088435 27 Points
    • 5
      RM202605273230
      RM202605273230 25 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Opening the Constraints panel without docking it into the tool makes it useless.

    Category: OrCAD X Presto PCB

    By DG202504226528

    •

    updated 10 months ago by passedpawn

    2 replies • 1767 views
  • Answered

    Use Tcl command to "Generate BOM" with ASC

    Category: Allegro X Scripting - TCL

    By Gelzone

    •

    updated 10 months ago by Gelzone

    4 replies • 2898 views
  • Not Answered

    We value your Input – Help us bridge Forum Content Gaps

    Category: Allegro X System Capture (EE Cockpit)

    By Renu Vibha

    •

    updated 10 months ago by DM202508079120

    4 replies • 2179 views
  • Discussion

    AUTO PLACE AND ROUTE

    Category: Custom IC SKILL

    By veera raveendra nukala

    •

    updated 10 months ago by KT202508036152

    1 replies • 4090 views
  • Discussion

    Schematic editor 2D array signal

    Category: Custom IC Design

    By kramnik

    •

    updated 10 months ago by Andrew Beckett

    1 replies • 2242 views
  • Discussion

    Most Talked About Topics in PSpice: We've Got You Covered!

    Category: PSpice

    By DesignTech

    •

    updated 10 months ago by GL202508067741

    1 replies • 2031 views
  • Discussion

    Residual power in whole design vs summed gate groups in Joules, even with full instance coverage

    Category: Digital Implementation

    By SR202412023415

    •

    started 10 months ago

    0 replies • 3133 views
  • Suggested Answer

    How to Assign a Hotkey for "Temp Group" in Allegro Using ENV File?

    Category: Allegro X PCB Editor

    By VK202506218248

    •

    updated 10 months ago by excellon1

    3 replies • 1177 views
  • Answered

    Issue with Via-Via Constraints

    Category: Allegro X PCB Editor

    By WG20250730781

    •

    updated 10 months ago by avant

    10 replies • 5229 views
  • Discussion

    Reuse circuits

    Category: Logic Design

    By HSID

    •

    started 10 months ago

    0 replies • 3071 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information