• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      excellon1
      excellon1 136 Points
    • 2
      DavidJHutchins
      DavidJHutchins 130 Points
    • 3
      steve
      steve 70 Points
    • 4
      masamasa
      masamasa 53 Points
    • 5
      Aurel B
      Aurel B 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,554 Points
    • 2
      oldmouldy
      oldmouldy 13,535 Points
    • 3
      eDave
      eDave 10,166 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Not Answered

    Orcad capture 22 title block auto population

    Category: Allegro X Capture CIS

    By MR20250829531 MR20250829531

    •

    updated 2 hours ago by MR20250829531

    2 replies • 124 views
  • Discussion

    xrun: *F,SROOTE: Cannot find the Spectre installation

    Category: Custom IC Design

    By Leo 93 Leo 93

    •

    updated 6 hours ago by Andrew Beckett

    3 replies • 189 views
  • Discussion

    use DC sweep variable to set another variable

    Category: Custom IC Design

    By Darrell L Darrell L

    •

    updated 7 hours ago by Darrell L

    2 replies • 182 views
  • Discussion

    Testable and testconstraint attribute supports in reg_verifier?

    Category: Functional Verification

    By DR202509011451 DR202509011451

    •

    updated 8 hours ago by StephenH

    1 replies • 37 views
  • Discussion

    VNA Measurement Issue on VSS

    Category: AWR Design Environment

    By KK202507285148 KK202507285148

    •

    started 11 hours ago

    0 replies • 37 views
  • Discussion

    Attach load to a pin for AMS verification

    Category: Mixed-Signal Design

    By PedroC PedroC

    •

    started 13 hours ago

    0 replies • 28 views
  • Discussion

    Code coverage syntax for scripting tcl exclusion file

    Category: Functional Verification

    By CC202508295120 CC202508295120

    •

    updated 14 hours ago by StephenH

    1 replies • 117 views
  • Discussion

    automate cadence design to avoid time consuming steps for simulation using python subprocess module.

    Category: Custom IC Design

    By AP202507218251 AP202507218251

    •

    started 14 hours ago

    0 replies • 43 views
  • Discussion

    ADE Parameters : mapping DPAR <-> device parameter in ADE

    Category: Custom IC SKILL

    By kkdesbois kkdesbois

    •

    updated 15 hours ago by kkdesbois

    5 replies • 729 views
  • Discussion

    ERROR (NVN-13010): Cell rupolym is not defined while running Pegasus LVS

    Category: Custom IC Design

    By yogeshjaiswalCAD yogeshjaiswalCAD

    •

    updated 1 day ago by Andrew Beckett

    3 replies • 165 views
>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information