• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Breakfast Bytes: Grace Hopper Celebration of Women in Computing

    Paul McLellan
    Paul McLellan

     breakfast bytes logoLast week was the Grace Hopper Celebration of Women in Computing (GHC), held in Orlando Florida (it moves around each year). It was created by Telle Whitney and Anita Borg back in 1994. Anita died in 2003 from a brain tumor and Telle runs that conference...

    • 10 Oct 2017
  • Learning and Support: Shorten Your Time to Market! Get Started with Training Bytes

    wandia
    wandia

    How can you become an expert in your field? Access our short self-help videos called Training Bytes. It’s as easy as 1, 2, 3...

    We know time to market is crucial. Our training team is working around the clock to help you become more proficient...

    • 9 Oct 2017
  • Breakfast Bytes: Logical Equivalence Checking to Get Smart

    Paul McLellan
    Paul McLellan

    Get Smart cdnlive logo breakfast bytesIn the late 1960s and early 1970s, there was a TV show called "Get Smart." It was a sort of cross between a James Bond movie, and a Mel Brooks movie, not least because it was created by Mel Brooks. Given that, you won't be surprised to know that the show...

    • 9 Oct 2017
  • Breakfast Bytes: Computational Origami

    Paul McLellan
    Paul McLellan

     breakfast bytes logo

    At the recent Decoding Formal Club meeting, organized by Oski and sponsored by Cadence, there was a presentation on computational origami. That sounds like a great marketing name for formal verification, but in fact it was indeed what it sounds like...

    • 6 Oct 2017
  • Digital Design: Faster and Smarter

    FormerMember
    FormerMember

     At the Cadence VIP dinner at Korea CDNLive last month, Paul Cunningham spoke about the state of the EDA industry, especially in the digital and signoff world.

    It all comes down to the productivity gap between the design diversity and complexity rising faster than the design schedules and other limited resources. This is our fundamental challenge.

     Slide 1

    To overcome those challenges, designers must approach the challenge…

    • 5 Oct 2017
  • Analog/Custom Design: Virtuosity: Power Filtering!

    Arja H
    Arja H
    Finally, we have filters in the Corners Setup form, Results tab, Outputs tab, Data View and Setup assistants in Virtuoso ® ADE Explorer and Virtuoso ® ADE Assembler. But, they are not just for finding basic strings like vdd or 1p. They can do so much more; filtering for values within a range, finding strings containing all or any of the words you specify, filtering for prefixes or suffixes, and so on. Let's see what advanced…
    • 5 Oct 2017
  • Breakfast Bytes: EDPS: The Remains of the Day

    Paul McLellan
    Paul McLellan

     breakfast bytes logoEDPS LogoEDPS is the Electronic Design Process Symposium, historically held in Monterey, but this year in Milpitas for the first time. My first post about the symposium is Solving the Design to Manufacturing Problems in Milpitas. That post ended saying that the...

    • 5 Oct 2017
  • System, PCB, & Package Design : CDNLive China: Interviewing with Allegro R&D VP Saugat Sen

    TeamAllegro
    TeamAllegro

     Recently, CDNLive China was held in Shanghai. What are the highlights of PCB Track? What are the latest news in the industry? What are the development strategies for Cadence PCB/Packaging? We conducted an exclusive interview with Mr. Saugat Sen, Cadence Allegro R&D Vice President

    Figure 1 Mr. Saugat presented Outstanding Paper Award to Spreadtrum

    Figure 2: CDNLive China

    Figure 3 In PCB Track. Saugat delivered…

    • 4 Oct 2017
  • Breakfast Bytes: CDNLive Taiwan Automotive Panel

    Paul McLellan
    Paul McLellan

     cdnlive logo breakfast bytesAt CDNLive in Taiwan in August, there was a record number of attendees, with about 880 customers and partners. There were almost 40 presentations on six different technical tracks, including a wide variety of user-authored presentations addressing all...

    • 4 Oct 2017
  • Whiteboard Wednesdays: Whiteboard Wednesdays - Complexity Optimization of Convolutional Neural Networks: Results

    References4U
    References4U

    In this week’s Whiteboard Wednesdays, Raul Casas, systems architect IP group, discusses the results of Cadence method for complexity reduction of a convolutional neural network.

    https://youtu.be/iN8zwRQMiEo

    • 3 Oct 2017
  • Breakfast Bytes: What's For Breakfast? Video Preview October 9th to 13th 2017

    Paul McLellan
    Paul McLellan

    https://youtu.be/SVVE2vM4L6U

     breakfast bytes logo

    Coming from Alum Rock Park (camera Carey Guo)

    Monday: Conformal Smart LEC

    Tuesday: Grace Hopper Celebrating Women in Computing

    Wednesday: SEMI on China Semiconductor Market

    Thursday: Linley Gwennap on the Processor ...

    • 3 Oct 2017
  • The India Circuit: IoT In Smart Factories, Healthcare, Agriculture and More

    Madhavi Rao
    Madhavi Rao

    Last week’s blog ended with some of the IOT trends that Somshubhro Pal Choudhury, who was a guest speaker at CDNLive India 2017, spoke about during his talk.

    This blog post will look at some of the vertical markets where, according to Som, there...

    • 3 Oct 2017
  • Breakfast Bytes: Scaling Embedded Inference Performance for Deep Learning

    Paul McLellan
    Paul McLellan

     breakfast bytes logoPulin Desai CadenceTomorrow it is the Linley Microprocessor Conference and Pulin Desai of Cadence is one of the presenters this morning. He will be talking about Scaling Embedded Inference Performance for Deep Learning.

    Deep Learning

    Of course, Deep Learning (DL) is one...

    • 3 Oct 2017
  • Breakfast Bytes: AMD's Early Experience with Portable Stimulus

    Paul McLellan
    Paul McLellan

     cdnlive logo breakfast bytesAMD Ryzen CPUPSS is the Accellera Portable Stimulus Standard. Or I should say proposed standard, since it isn't finalized yet. At CDNLive India, Prabhat Gupta of AMD presented First Encounter with Emerging Portable Stimulus Methodology. Of course, since the standard...

    • 2 Oct 2017
  • Learning and Support: Product Page: All Product-Related Information and Knowledge Content in One Place

    MJ Cad
    MJ Cad

    In the past, some of you have expressed the desire to have all the information and content specific to a product at one place. You said it, we did it!

    Now, all you need is choose a product of your choice after logging in at https://support.cadence.c...

    • 30 Sep 2017
  • Verification: When Arm meets Intel – Overcoming the Challenges of Merging Architectures on an SoC to Enable Machine Learning

    Steve Brown
    Steve Brown
    As the stakes for winning server segment market share grow ever higher an increasing number of companies are seeking to grasp the latest Holy Grail of multi-chip coherence. The approach promises to better enable applications such as machine learning,...
    • 29 Sep 2017
  • Breakfast Bytes: Building a Business Model

    Paul McLellan
    Paul McLellan

     breakfast bytes logo

    You know how you sometimes say "the other day" as if it was last week, or maybe the week before, when actually it was several months ago? Well, the other day, I attended a presentation by Garage Technology Ventures on The Art and Science...

    • 29 Sep 2017
  • Breakfast Bytes: SJSU School of Cognitive Science

    Paul McLellan
    Paul McLellan

     breakfast bytes logoJim Hogan is a graduate of San Jose State University. Despite the prestige of Stanford and Berkeley producing a lot of researchers, SJSU is a major resource producing the large cadre of practitioners that Silicon Valley requires. Last week, at SJSU, Jim...

    • 28 Sep 2017
  • The India Circuit: IOT: Are We There Yet?

    Madhavi Rao
    Madhavi Rao

    One of the invited talks that we had at CDNLive was by Somshubhro Pal Choudhury, partner at Bharat Innovations, a startup venture fund aimed at innovative, IP-related startups out of India. Som is actively involved in the IESA’s Internet of Things (IOT...

    • 27 Sep 2017
  • Breakfast Bytes: Machine Learning for Higher Performance Machine Learning

    Paul McLellan
    Paul McLellan

     breakfast bytes logoHOT CHIPS logoThe second day keynote at the recent (well, over a month ago, there's been lots to blog about) HOTCHIPS conference in Cupertino was by Google's Jeff Dean, who heads up the Google Brain Team. He talked on Recent Advances in Artificial Intelligence...

    • 27 Sep 2017
  • Whiteboard Wednesdays: Whiteboard Wednesdays - Complexity Optimization of Convolutional Neural Networks: Overview

    References4U
    References4U

    In this week’s Whiteboard Wednesdays, Raul Casas, systems architect IP group, talks about machine learning moving from servers to the edge where the power consumption budget is critical. Cadence developed a method for reduction of complexity of a convolutional neural network.

    https://youtu.be/kxOzlqh2HbY

    • 26 Sep 2017
  • Breakfast Bytes: What's For Breakfast? Video Preview October 2nd to 6th 2017

    Paul McLellan
    Paul McLellan

    https://youtu.be/uT2vXsXHV6s

     breakfast bytes logo

    Coming from my car (camera Sean)

    Monday: AMD's early experiences with PSS

    Tuesday: Accelerating deep learning with Tensilica

    Wednesday: Jim Hogan at SJSU

    Thursday: EDPS II

    Friday: Decoding Formal Club

    www.breakfastbytes...

    • 26 Sep 2017
  • Verification: Single Core vs. Multi Core: Simulation in Stereo

    XTeam
    XTeam

    Latency simulations are the sworn enemy of the verification schedule. A handful of tests add days to weeks for each regression cycle; and when you add in the fact that they can’t be parallelized like the shorter bandwidth simulations, it gets hard to manage an engineer’s time efficiently. But…

    What if there was a better way?

    Since the olden days of simulation, all of that was true. Bandwidth sims…

    • 26 Sep 2017
  • Breakfast Bytes: SEMI Strategic Materials Conference

    Paul McLellan
    Paul McLellan

     breakfast bytes logoYesterday I wrote about EDPS, which takes place at SEMI. Today, I'm writing about SEMI's Strategic Materials Conference (SMC), which doesn't take place at SEMI but at the Doubletree. A few decades ago, semiconductor manufacturing only used a few elements...

    • 26 Sep 2017
  • Learning and Support: Follow Video-Embedded Troubleshooting Articles for Easier Debugging

    Jasmine
    Jasmine

    Finding a way out of situations is routine in today’s ever changing world—more so in the world of tech. Our problems range from trivial to critical. Mostly, people look for simple solutions that are easy to use. How sometimes a quick note can resolve...

    • 25 Sep 2017
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information