• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • New Data Center AI Features in Cadence Reality DC 2024.1

    Data Center: New Data Center AI Features in Cadence Reality DC 2024.1

    Mark Fenton
    Mark Fenton
    We’ve been hinting at it for a while now, and it’s finally here. We’re excited to announce Cadence Reality DC 2024.1 is now available! This is our smartest release yet. This blog covers the important highlights regarding AI and aut...
    • 18 Apr 2024
  • Rapid Prototyping of Analog Circuits with Verilog-A Modeling

    Analog/Custom Design: Rapid Prototyping of Analog Circuits with Verilog-A Modeling

    Sree Parvathy
    Sree Parvathy

    Analog Behavioral Modeling involves creating models that mimic a desired external circuit behavior at a block level rather than simply reproducing individual transistor characteristics. One of the significant benefits of using models is that they reduce the simulation time. Verilog-A is the most used language by analog designers to describe analog circuit behavior, representing a high-level abstraction of a semiconductor…

    • 17 Apr 2024
  • Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances

    Corporate News: Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances

    Corporate
    Corporate
    Building upon its 20+ years of leadership in providing hosted (or managed) cloud solutions for EDA workloads, Cadence has collaborated with MemVerge to enable seamless support for AWS Spot instances for long-running high-memory EDA jobs. Cost-optimiz...
    • 17 Apr 2024
  • Cadence Hybrid Cloud Simplifies Data Lift and Shift

    Cloud: Cadence Hybrid Cloud Simplifies Data Lift and Shift

    Vinod Khera
    Vinod Khera
    The semiconductor industry thrives on innovation, and at the heart of this progress lies Electronic Design Automation (EDA). EDA tools allow engineers to design and evaluate chips, before manufacturing, a data-intensive process. It would not be wrong...
    • 17 Apr 2024
  • Knowledge Booster Training Bytes –Layout Environment and Basic Commands Training

    Analog/Custom Design: Knowledge Booster Training Bytes –Layout Environment and Basic Commands Training

    rbaby
    rbaby
    Use the features available in the IC 23.1 environment to accelerate your custom IC layout implementation in your layout design tasks.
    • 17 Apr 2024
  • Indian Semiconductor Industry- The Road travelled and the Road Ahead

    The India Circuit: Indian Semiconductor Industry- The Road travelled and the Road Ahead

    Dharini S
    Dharini S
    Road Travelled The global conversation surrounding the semiconductor industry has intensified recently. These tiny chips are the unsung heroes of our modern technology, enabling smartphones to Artificial Intelligence. I had the privilege of interacti...
    • 17 Apr 2024
  • Virtuoso Studio IC23.1 ISR6 Now Available

    Analog/Custom Design: Virtuoso Studio IC23.1 ISR6 Now Available

    Virtuoso Release Team
    Virtuoso Release Team
    Virtuoso Studio IC23.1 ISR6 production release is now available for download.
    • 17 Apr 2024
  • Build a Cadence Burst-to-Cloud Hybrid EDA Workflow with NetApp on AWS

    Cloud: Build a Cadence Burst-to-Cloud Hybrid EDA Workflow with NetApp on AWS

    Vinod Khera
    Vinod Khera
    The accelerated innovations in semiconductor design have raised customers' expectations of getting smaller, faster, high-quality SoCs at lower costs. However, as a result, the SoC designs are getting complex, resulting in intricate design simulat...
    • 16 Apr 2024
  • Binge on Chip Design Concepts this Weekend!

    Digital Design: Binge on Chip Design Concepts this Weekend!

    Neha Joshi
    Neha Joshi

    In today's semiconductor era, every minute, you always look for the opportunity to enhance your skills and learning growth and want to keep up to date with the technology. This could mean you would also like to get hold of the small concepts behind the complex chip design flow. Did you say you are busy and don't have the proper resources to enhance your knowledge?

    Well, what if we say it's as easy as binging on…

    • 15 Apr 2024
  • Voltus Voice: Breaking Ground with Voltus InsightAI—AI’s Debut in EM-IR Analysis

    Digital Design: Voltus Voice: Breaking Ground with Voltus InsightAI—AI’s Debut in EM-IR Analysis

    Rajat Chaudhry
    Rajat Chaudhry
    This blog introduces Voltus InsightAI, an AI-driven in-design solution for early prediction of IR problems and automated IR drop closure.
    • 15 Apr 2024
  • RISC-V: Democratizing Innovation in CPU Design

    Verification: RISC-V: Democratizing Innovation in CPU Design

    Anika Sunda
    Anika Sunda

    RISC-V has emerged as a groundbreaking force in the semiconductor industry, fundamentally changing the CPU design and manufacturing landscape. By providing an open standard instruction set architecture (ISA), RISC-V has opened numerous doors for innovation, creating a level playing field for CPU makers, from startups to established giants. This transformation has far-reaching implications for the industry, fostering competition…

    • 15 Apr 2024
  • Cadence Memory Models - The Gold Standard

    Verification: Cadence Memory Models - The Gold Standard

    Rahil Jha
    Rahil Jha

    In today’s world, we’ve been seeing an unprecedented rise in the use of “data” with the advent of new technology like AI, ML, data mining, crypto, graphics for gaming, etc. Any data processing, storing, etc. cannot be made possible without the use of memory. Also, the flavors of memory used for different applications are different, which makes memory systems even more complex. There has been a proportional rise in the…

    • 15 Apr 2024
  • 一場跨生態系的永續旅程

    Spotlight Taiwan: 一場跨生態系的永續旅程

    candyyu
    candyyu
    科技產業越來越關注永續性議題,有些企業在特定永續領域強化,亦有企業著眼在全面性、系統層級的角度來考量永續。 Cadence作為一家在整體科技產業供應鏈扮演關鍵角色的企業,則從跨科技產業生態系切入,像是能源效率與電力使用等領域著眼,期待降低能源消耗。 也就是說,Cadence因為在技術製造流程的一開始就扮演關鍵角色,客戶與夥伴採用其工具打造的各種晶片與電路板,甚至可以達到那些應用在資料中心層級的電路板。在此同時,他們也意識到需要從系統層級面向思考,在更高的宏觀層面實現效率。 Cadence在永續性...
    • 14 Apr 2024
  • Installation Know-How: Easy Software Updates in OrCAD X and Allegro X on Windows

    System, PCB, & Package Design : Installation Know-How: Easy Software Updates in OrCAD X and Allegro X on Windows

    Shikha Jain
    Shikha Jain
    Like any software application or electronic gadget, software updates are crucial for Cadence OrCAD X and Allegro X applications as well. These software updates, often referred to as hotfixes, include support for new features and critical bug fix...
    • 12 Apr 2024
  • Virtuoso Meets Maxwell: Virtuoso Studio Revolutionizes SiP DRC Verification

    Analog/Custom Design: Virtuoso Meets Maxwell: Virtuoso Studio Revolutionizes SiP DRC Verification

    Polito
    Polito
    Welcome to the fast-paced world of semiconductor design, where every detail counts! Imagine designing your favorite gadgets, and ensuring they work seamlessly without a hitch. Well, that's where Virtuoso Studio and Allegro X Advanced Package Designer step in, making your SiP DRC verification a breeze!
    • 11 Apr 2024
  • Testing and Training HBM (High Bandwidth Memory) DRAM Using IEEE 1500

    Verification: Testing and Training HBM (High Bandwidth Memory) DRAM Using IEEE 1500

    Vatsal Patel
    Vatsal Patel

    HBM is a JEDEC (Joint Electron Device Engineering Council) standard-defined DRAM (Dynamic Random Access Memory) with a 3D-stacked memory architecture that reduces power consumption and has a small form factor. Because of these unique characteristics, HBM is the leading choice for high-performance computing (HPC), graphics, networking, artificial intelligence (AI), and machine learning (ML). The differentiator with HBM…

    • 11 Apr 2024
  • Can CFD Replace Roll Decay Tank Testing for Ships

    Computational Fluid Dynamics: Can CFD Replace Roll Decay Tank Testing for Ships

    Veena Parthan
    Veena Parthan
    While there is an existing empirical method for estimating roll damping, it has limitations. As a result, computational fluid dynamics (CFD) is being explored. CFD is a powerful tool that simulates the fluid flow around a ship and provides more accurate roll-damping estimates. However, for regulatory purposes, it is crucial to validate the accuracy and reliability of CFD codes.
    • 11 Apr 2024
  • Serial NAND Flash: New Octal SPI Dual Data Rate Capabilities

    Verification: Serial NAND Flash: New Octal SPI Dual Data Rate Capabilities

    DurlovKhan
    DurlovKhan
    Serial NAND Flash NAND Flash has been in a constant battle to prove its competitive edge over the more prevalent NOR Flash and find a path to break into the code storage market. Delegated for use as off-chip data storage[1], and passed over because o...
    • 11 Apr 2024
  • Virtuoso Studio: 私は正しい? 寄生抽出の観点

    カスタムIC/ミックスシグナル: Virtuoso Studio: 私は正しい? 寄生抽出の観点

    Custom IC Japan
    Custom IC Japan
    By Vinod KheraTranslator: Yasuyuki Iwasa 当社の新しい AI 搭載カスタム設計ソリューション Virtuoso Studio は、我々の30年にわたる業界の知識とリーダーシップを活用し、革新的な機能、比類のない生産性を実現する再構築されたインフラストラクチャ、および従来の設計の枠を超えた新しいレベルの統合環境を提供します。このブログシリーズでは、最高のアナログ設計ツールがどのように改良され、困難な設計課題に対応できるようになったかを紹介します。 今日の進...
    • 10 Apr 2024
  • Riding the AI Wave Using HBM (High Bandwidth Memory)

    Verification: Riding the AI Wave Using HBM (High Bandwidth Memory)

    Vatsal Patel
    Vatsal Patel

    The ever-increasing innovations in artificial intelligence (AI) are revolutionizing the future, be it in self-driving cars, manufacturing, finance, education, and healthcare. AI, in simple terms means that a computer can perform the tasks which would typically need human intelligence. It is achieved by algorithms and models that enable computers to analyze and learn from huge amounts of data, reach the findings, and solve…

    • 10 Apr 2024
  • Podcast Episode 2: PCB 3.0: How Will AI Play a Role?

    System, PCB, & Package Design : Podcast Episode 2: PCB 3.0: How Will AI Play a Role?

    NaomiM
    NaomiM


    Generative design is an innovative approach that leverages artificial intelligence (AI) and computational algorithms to generate a multitude of potential design solutions, transcending the creative capacity of human designers. This technology is making waves in various industries, including architecture, engineering, and industrial design, by automating the design process and optimizing the final product based on specific…

    • 9 Apr 2024
  • Doc Assistant A-Z: Cadenceクラウドベースのヘルプビューアを最大限に活用する: Part 1

    カスタムIC/ミックスシグナル: Doc Assistant A-Z: Cadenceクラウドベースのヘルプビューアを最大限に活用する: Part 1

    Custom IC Japan
    Custom IC Japan
    オフィスのコーヒーステーションは、人々がぶつかり合い、普段はあまり交流のない人々に話す機会を与えるために戦略的に設計されているのではないかと思うことがあります。もしそうなら、それは素晴らしいアイデアではありませんか? 昨日、コーヒー休憩を取っているときに、AEのBennyさん(仮名)が、昨年CadenceCONNECT で私が実施したDoc Assistant Overviewセッションで私を認識しました。1年前に私のセッションに参加した人が私のことを覚えていて、立ち止まって良いフィードバック...
    • 8 Apr 2024
  • 【徵文投稿】CadenceCONNECT Taiwan 2024 大會 - 起跑!

    Spotlight Taiwan: 【徵文投稿】CadenceCONNECT Taiwan 2024 大會 - 起跑!

    candyyu
    candyyu
                                         -   創新應用、探索未來  -面對日益複雜的製程發展與應用挑戰,設計不只能為創意實現、更進而形塑未來創新。Cadence立足台灣逾35年,始終為本地客戶、夥伴的最佳助手,持續為電子設計創新努力。今年將於...
    • 8 Apr 2024
  • Captivating Advances in Olympic Broadcasting Technology

    Corporate News: Captivating Advances in Olympic Broadcasting Technology

    Corporate
    Corporate
    From the early years of radio transmissions to the modern era of ultra-high-definition live streams, the story of Olympic broadcast technology is an exciting tale of human creativity and innovation. Join us as we delve into how broadcast technology has transformed how we watch the world's most celebrated sporting event.
    • 7 Apr 2024
  • LPDDR5X Opening New Markets for Low-Power DRAMs

    Verification: LPDDR5X Opening New Markets for Low-Power DRAMs

    Shyam Sharma
    Shyam Sharma

    Low-power DDR SDRAM has been one of the most widely used memories in the semiconductor market. This blog post talks about the evolutions of LPDDR DRAMs leading to the latest published standard of LPDDR5/5X. We also look at some of the traditional markets for LPDDR devices and how LPDDR5X is opening new specialized markets for the LPDDR DRAMs.

    History of LPDDR Devices

    The first LPDDR standard, also referred to as LPDDR1…

    • 5 Apr 2024
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information