• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • ArianeGroup: Optimization of the Liquid Hydrogen Turbopump of the Vulcain Rocket Engines

    Computational Fluid Dynamics: ArianeGroup: Optimization of the Liquid Hydrogen Turbopump of the Vulcain Rocket Engines

    AnneMarie CFD
    AnneMarie CFD
    ArianeGroup is the world’s leading designer and manufacturer of rocket launchers, a joint venture equally owned by Airbus and Safran. Their activities cover the entire life-cycle of a space launcher: design, development, production, opera...
    • 5 Nov 2019
  • Breakfast Bytes: Dead Ends

    Paul McLellan
    Paul McLellan
    Sometimes something comes along that looks like it is a portent of things to come, but then turns out to be a technological dead end. For example, in the 1990s, it seemed that you couldn't go to the mailbox or rent a video without getting an AOL...
    • 5 Nov 2019
  • System, PCB, & Package Design : Cadence OrCAD and Allegro 17.4-2019 is Now Available

    AllegroReleaseTeam
    AllegroReleaseTeam
    Here is a sleeker and more modern version of the OrCAD and Allegro release, with enhanced usability and a slew of new productivity-enhancing features. With the 17.4-2019 release, you get more intuitive and easy-to-use flows that enable optimized schematic-to-board-to-...
    • 4 Nov 2019
  • The India Circuit: Is Design in India on the Upswing?

    Madhavi Rao
    Madhavi Rao
    The India Electronics and Semiconductor Association (IESA) recently organized a two-day conference on Strategic Electronics, and, not surprisingly, the overriding message  was that India needs indigenous chip design and wafer fabrication facilit...
    • 4 Nov 2019
  • Breakfast Bytes: IEDM 2019 Preview

    Paul McLellan
    Paul McLellan
    Coming up in the beginning of December is the 65th International Electron Devices Meeting (IEDM). The slightly strange name comes about because this is the 65th, meaning it started in the fifties, long before integrated circuits had been invented. In...
    • 4 Nov 2019
  • Creacoustic: Transmission Loss Simulation of Reactive and Dissipative Creacoustic Mufflers

    Computational Fluid Dynamics: Creacoustic: Transmission Loss Simulation of Reactive and Dissipative Creacoustic Mufflers

    AnneMarie CFD
    AnneMarie CFD
    Silencers and industrial mufflers are used to limit noise emissions in applications like fan inlets and discharges, stacks, vents, equipment/process enclosure ventilation, power generators, etc. They consist of ducts through which the airflow i...
    • 3 Nov 2019
  • PCB、IC封装:设计与仿真分析: CDNLive China 2019 现场精彩回顾及演讲资料下载

    SDA China
    SDA China
    本文翻译节选自Cadence "Breakfast Bytes" 专栏作者Paul McLellan文章“CDNLive China 2019“。 space CDNLive China 2019大会于2019年8月15日在上海成功举办。大会由Cadence中国及东南亚区总经理徐昀致开幕辞,接着由全球总裁Anirudh Devgan向大家介绍Cadence创新的 “智能系统设计(Intelligent System Design)” 战略。 图1...
    • 1 Nov 2019
  • Breakfast Bytes: Computational Hardware

    Paul McLellan
    Paul McLellan
    This is the second part of a three-part series of posts on computation. The first part, Computation and the Data Explosion, appeared yesterday. Nothing is really as complex as a modern SoC. The AMD Zen2 chiplet contains nearly 4 billion transistors...
    • 1 Nov 2019
  • Analog/Custom Design: Virtuoso Video Diary: schTraceNet, a Simple Solution to Complex Questions!

    sarahfino
    sarahfino
    Take probing nets to the next level, define a callback based on the SKILL schTraceNet to answer your own complex questions on a schematic design hierarchy.
    • 31 Oct 2019
  • System, PCB, & Package Design : Sigrity 2019 Release Now Available

    SigrityReleaseTeam
    SigrityReleaseTeam
    The Sigrity 2019 production release is now available for download.
    • 31 Oct 2019
  • Breakfast Bytes: Computation and the Data Explosion

    Paul McLellan
    Paul McLellan
    Everywhere you look these days, you get told that there is a data explosion going on. A Boeing 787 generates half-a-terabyte of data per flight. Facebook has 2.5 billion users. Five billion videos are watched on YouTube every day. This impacts the s...
    • 31 Oct 2019
  • 定制IC芯片设计 : Virtuosity: Automated Device Placement和Routing - Grid生成

    Sravasti
    Sravasti
    该博客是“Automated Device-Level Placement和Routing ”系列的第三个博客,着重强调了遵循网格化的布局和布线方法的重要性。您将看到automated device-level layout流程如何使您以最少的用户输入, device footprint的覆盖范围,层和DRCs,自动得出WSP和行区域。
    • 31 Oct 2019
  • System, PCB, & Package Design : IC Packagers: Welcome to 17.4!

    Tyler
    Tyler
    It’s here! Less than two weeks ago, on October 18, 2019, Cadence released the 17.4-2019 version of the Allegro product line. This means exciting new features, enhancements, bug fixes, and performance improvements to the tools you depend on to d...
    • 30 Oct 2019
  • Breakfast Bytes: Implementing Automotive Radar on Tensilica Processors

    Paul McLellan
    Paul McLellan
    The big controversy about sensors in autonomous driving is whether lidar is essential. Radar has improved significantly in resolution and so I like to phrase the question as to whether radar is getting better faster than lidar is getting cheaper. Tod...
    • 30 Oct 2019
  • 定制IC芯片设计 : Virtuosity:自动设备放置和路由 - 识别设备组和拓扑

    Sravasti
    Sravasti
    正如所承诺的,这是我在Virtuoso Automated Device-Level Placement and Routing系列博客中的 下一篇博客。 在我之前的post中,我谈到了在模拟和完全自定义空间中需要完全Automated Device-Level Placement and Routing解决方案。 在本博客中,我将深入探讨此过程中的一个重要步骤 -识别用于placement和routing的device groups和topologies。
    • 30 Oct 2019
  • 定制IC芯片设计 : Virtuosity:在Virtuoso中引入Automated Device Placement and Routing

    Sravasti
    Sravasti
    ICADVM18.1通过推出面向advanced nodes的Fully Automated Device-Level Placement and Routing Solution ,并与代表性工艺厂商的行业领导者合作开发,更加引人注目。在本系列的即将发布的帖子中,我们将介绍此流程的每个步骤。
    • 30 Oct 2019
  • Breakfast Bytes: Photonics Summit and Workshop 2019

    Paul McLellan
    Paul McLellan
    Once again Cadence and Lumerical are hosting the two-day Photonics Summit and Workshop. The two events are not interdependent, you can attend either or both. However, they do have a common theme: The Convergence of RF and Photonics. 5G, and espe...
    • 29 Oct 2019
  • SoC and IP: PCI-SIG DevCon 2019 APAC Tour: All Around Latest Spec Updates and Solution Offering

    William Chen
    William Chen

    PCI-SIG DevCon 2019 APAC tour has come to Tokyo and Taipei this year. The focus is predominantly around the latest updates for PCIe Gen 5 which its version 1.0 specification was just released this year in May.  A series of presentations provided by PCI-SIG on the day 1 with comprehensive information covering all aspects of Gen 5 specification, including protocol, logical, electrical, compliance updates. On the day 2 (only…

    • 29 Oct 2019
  • System, PCB, & Package Design : BoardSurfers: Going Beyond Just Correct - Improving and Optimizing Design and Routing

    mrigashira
    mrigashira
    PCB layout editors provide many checks in the form of constraints and rules to ensure your design is correct. You even have the DFM rules to prevent fabrication or manufacturing issues. Then you have automatic routing to ensure an errorless board with the right connections and traces. But are you satisfied only with 'just a correct' board? Or, do you want to optimize it further? And what about 'quality'?
    • 28 Oct 2019
  • Breakfast Bytes: Level-4 Autonomous Trucks Are on the Road Already

    Paul McLellan
    Paul McLellan
    I already wrote two posts about the recent automotive day at the Computer History Museum, Silicon Valley Reinvents the Wheel and The California DMV on Autonomy. Today it is the turn of trucks. Given that a truck costs about $200-2...
    • 28 Oct 2019
  • PCB、IC封装:设计与仿真分析: 专家访谈:多板PCB系统设计新思路

    Sigrity
    Sigrity
    本文转载自Semiwiki.com。 许多电子产品的创意都是从草图开始,然后在Visio或PowerPoint中绘制图表,最后再进入特定的EDA工具中进行设计。但是,这种方法使得纯图形工具绘制的图与EDA工具的设计之间存在很大的脱节,由于没有发生数据链接,所以在规范进行了更改后无法实现一致性和自动化。需求是前进的动力,Cadence® Allegro® System Capture工具可将对PCB系统级设计的需求转化为现实功能,不妨请 Cadence的Gary Hinde来为大家...
    • 25 Oct 2019
  • Breakfast Bytes: The California DMV on Autonomous Cars

    Paul McLellan
    Paul McLellan
    Earlier in the week I gave an overview of Silicon Valley Reinvents the Wheel. That was largely about the factors that would make autonomous vehicle manufacturers successful, and how accepting the general public are of the technology. But here in Cali...
    • 25 Oct 2019
  • 定制IC芯片设计 : Virtuosity:在Modgen中支持堆叠式设备

    Aneesh Shastry
    Aneesh Shastry
    该博客概述了Modgen中对堆叠设备的支持。 此功能使您可以轻松地在高度复杂的设计中可视化和编辑设备,从而有助于在高级节点PDKs中实现更高的电路性能目标。 阅读博客文章,以了解有关如何在Modgen中使用堆叠式设备的更多信息。
    • 24 Oct 2019
  • Life at Cadence: A Tale from Two Cities: Hear from Two Cadence Interns

    Ashley Sneathen
    Ashley Sneathen
    Here at Cadence, we welcome students from universities around the world to any number of our 20+ campuses globally. Joining teams across all solutions and services throughout the company, these talented, helpful interns jump in to immediately work on...
    • 24 Oct 2019
  • Breakfast Bytes: 40 Years Ago, "Spreadsheet" Didn't Mean Excel, It Meant VisiCalc

    Paul McLellan
    Paul McLellan
    I like to find specific events that change the trajectory of the semiconductor industry, such as June 29, 2007, when the iPhone was announced. Today is the 40th anniversary of another such event. Forty years ago today, on October 24, 1979, Dan B...
    • 24 Oct 2019
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information