• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Verification: Hit The Road - DAC!

    tomacadence
    tomacadence

    OK, now that the Design Automation Conference (DAC) seems to be rotating among San Francisco, San Diego, and Anaheim, there's not too much "hitting the road" for us Silicon Valley denizens. We either drive an hour north to SF or fly an hour south to SoCal. This year DAC is in Anaheim, where I've just arrived and attended a very nice opening reception.

    I'll admit that I had grown a bit tired of going to…

    • 13 Jun 2010
  • Verification: Snapshots From Day 0 of DAC 2010

    jvh3
    jvh3

    Below are some snapshots of some "day 0" events, and last minute DAC preparations.

    Evidence of growing SystemC tide: it was an amazingly beautiful Sunday here in Anaheim -- perfect beach weather. However, ~50 creators & integrators were hunkered down taking notes at the NASCUG meeting.

     

    Graphics being mounted to the Cadence booth. (Suffice to say, our booth looks really sharp this year -- I'll wait until tomorrow…

    • 13 Jun 2010
  • Verification: Advanced Option Brings New Features to Specman/e Users

    teamspecman
    teamspecman

    Great news for Specmaniacs -- a new Specman Advanced Option is being announced at the Design Automation Conference (DAC) for Specman/e users. Three key functionalities in this Option will be:

    1. Multi-core Compilation - Close to Nx (N= # cores) speedup in compilation time.
    2. Re-Seed/Dynamic Load - Allow users to run a simulation and/or regression run until some pivot point, save the state, and start the test from this point…
    • 11 Jun 2010
  • SoC and IP: MemCon 2010 registration closing in on 400 attendees. Theme is "Roadmap: GHz DDR3 and Beyond"

    archive
    archive
    We’re still more than a month away from MemCon 2010 in Santa Clara (July 28) and the registration is closing in on 400 attendees. We expect many more than that to register and, unfortunately, the rooms have a finite size so there’s a limit to the number of registrations we can accept because there’s a limit to the number of seats we can put into the room. If you’re on the fence, still deciding, shouldn’t you just go ahead…
    • 11 Jun 2010
  • Verification: A New Toy for UVM Geeks

    Team MDV
    Team MDV

    Wasn't it great when you were a kid at Christmas, and you got all those new toys to play with? You could keep yourself entertained for weeks, and with a really good toy, maybe the whole year. As we get older, our taste in toys changes, but the effect is still the same. My latest toy is my motorcycle; I never thought I could have so much fun with just one thing. But when my day job is done, its all I think about.…

    • 11 Jun 2010
  • SoC and IP: Questions for the DAC Pavilion Panel on multicore design

    archive
    archive
    As I wrote yesterday, I’ll be chairing a Multicore panel at DAC in Anaheim on Monday in the Panel Pavilion at DAC. This morning, I worked on creating some questions for the panelists with my good friend Markus Levy, President of the Multicore Association, who was the original person scheduled to be the moderator.

    Here are the questions so far:

    1. What comes first with multicore, the hardware or the software?

    …
    • 11 Jun 2010
  • Verification: Cadence Contributes ESL Methodology To TSMC Reference Flow 11

    Steve Brown
    Steve Brown
    The EDA360 industry vision document shows how growing complexity and application-driven development are requiring orders-of-magnitude improvements in design productivity. With its new Reference Flow 11, TSMC has taken an important step towards a stan...
    • 11 Jun 2010
  • SoC and IP: Don’t miss the multicore Pavilion panel discussion at DAC on Monday, June 14

    archive
    archive
    I’ll be moderating the Pavilion panel titled “The Multiplier Effect: Developing Multi-Core, Multi-OS Applications” at DAC on Monday at 10:30 am. It’s no secret that ICs with multiple processor cores are now the norm rather than the exception. Yet there’s a real ad hoc feel to assembling these multicore designs. Is there a better way to develop these complex designs? Oh, yes. These multicore designs use memory like nobody…
    • 10 Jun 2010
  • SoC and IP: Denali to demo new PureSpec 2.0 verification-management technology at DAC 2010

    archive
    archive
    This news is a bit far afield for Denali’s Memory Blog, but many of our blog readers are deeply involved in verification. Next week at DAC in Booth 1183, Denali will be demonstrating a huge leap forward in verification-management technology with early previews of its PureSpec 2.0 tool. Because of its leading presence in verification IP (VIP), Denali is actively involved in verification flows. Working with customers on…
    • 10 Jun 2010
  • SoC and IP: Making SSDs, the TweakTown video: See how A-DATA makes SSDs based on SandForce SF-1222

    archive
    archive
    TweakTown’s crew visited A-DATA’s manufacturing floor during Computex in Taiwan and shot video of A-Data’s entire manufacturing and test process. If you haven’t seen how SSDs are manufactured, this video will give you a pretty good idea of how it’s done, what kind of machines you use, and how much manual labor a vendor like A-DATA puts into its SSDs. If you are already familiar with the SSD manufacturing process, I’d…
    • 10 Jun 2010
  • SoC and IP: ST Microelectronics’ SPEAr1300 Embedded Processor family employs Denali Databahn DDR controller and PHY to control multiple DDR SDRAM generations

    archive
    archive
    Last month, this blog described the new SPEAr1300 Embedded Processor family from ST Microelectronics and focused on that chip family’s ability to control either DDR2 or DDR3 memory. Designing the ability to control multiple DDR SDRAM generations into an SOC like the SPEAr1300 is a good idea because it gives the system designers using the SOC maximum flexibility in selecting a memory technology that best fits the end product…
    • 9 Jun 2010
  • Verification: Accelerating Metric-Driven Verification With “Hotswap” on Verification Computing Platform

    rmathur
    rmathur
    For a while now, Cadence has been providing leading verification solutions and methodologies such as metric driven verification (MDV). MDV guides verification projects from initial planning to verification closure. Engineers need automated verific...
    • 9 Jun 2010
  • Analog/Custom Design: ARM And Cadence Get To The “Core” Of Mixed-Signal Design

    nizic
    nizic

    An increasing number of analog and mixed-signal designs in automotive, power management, wireless, medical, and industrial applications require digital control. But designing a state machine, and integrating the increasing amount of logic gates that implements it, has been challenging for analog designers. They often start implementing some digital functionality using a custom methodology, but soon the growing gate count…

    • 8 Jun 2010
  • Verification: Specman, e, and EDA360

    teamspecman
    teamspecman

    The EDA industry is all abuzz over the new vision paper "EDA360 - The Way Forward for Electronic Design"; and for good reason - in 2010 the electronics world is finally starting to transform in ways that have been long anticipated by Specmaniacs and our "Trailblazer" program partners.  Specifically, quoting this document:

    "EDA360 helps close the profitability gap [i.e. the difference between what you…

    • 8 Jun 2010
  • SoC and IP: MemCon 2010 agenda posted. Your only problem: Which free track do you need to attend?

    archive
    archive
    We’ve just posted the agenda for MemCon 2010. If you touch semiconductor memory in any way--use it, make it, sell it, or just dream about it--you need to come to this 1-day conference. This is the only place in the world where you can spend just one day and find out all you need to know about semiconductor memory technology and the memory markets for the coming year. This year’s focus is on DRAM, but that’s not all you…
    • 8 Jun 2010
  • SoC and IP: Apple controls 20% of NAND Flash market with iPhone and iPad says DRAMeXchange

    archive
    archive
    With Apple fervor pheromones still heavy in the air from yesterday’s introduction of the iPhone 4G at the Apple Worldwide Developers Conference in San Francisco’s Moscone West convention center, DRAMeXchange sent out emails estimating that Apple currently controls approximately 20% of the NAND Flash market between its iPhone and iPad product lines. The email went on to estimate first-half 2010 iPad shipments at 1.7M units…
    • 8 Jun 2010
  • Verification: India Takes The Lead By Hosting The First Two “ClubTs” in 2010

    teamspecman
    teamspecman

    Specman/e users in India were very excited to see the first two ClubT events hosted in Noida and Bengaluru, India on May 10th and May 13th respectively. Overall, there were nearly 125 Specman/e users who attended these two "highly interactive and technology rich" ClubTs.

    Customers like TI, Samsung and others presented technical articles on how they've used Specman/e in their advanced verification environments…

    • 8 Jun 2010
  • Verification: System Development – What To See At DAC 2010

    Ran Avinun
    Ran Avinun
    The EDA360 vision paper specifies key System Realization challenges. Embedded software development and verification are rapidly becoming the key increasing cost factors for the electronics industry. Integration and re-use are becoming critical for th...
    • 7 Jun 2010
  • SoC and IP: INDILINX reveals use of its Barefoot SSD controller in HLDS’ HyDrive optical/solid-state hybrid drive

    archive
    archive
    This blog has twice written up the newly announced HyDrive optical/solid-state hybrid drive from Hitachi-LG Data Storage (HLDS), which was formally announced last week at Computex in Taiwan. (See “More details on and system-design implications of the Hitachi-LG Data Storage HyDrive Optical/Solid-State Disk” and “How does a hybrid SSD/optical drive make sense?”) The HyDrive combines a Blu-ray/DVD burner optical disc with…
    • 7 Jun 2010
  • SoC and IP: Denali’s never-ending list of parties expands to Flash Memory Summit: August 18

    archive
    archive
    Seems like the list of Denali parties for Summer 2010 never ends. Denali is heavily participating in the upcoming Flash Memory Summit held in August in Silicon Valley and the company is sponsoring a big offsite party on August 18 at The Loft Bar & Bistro in downtown San Jose (90 S. 2nd Street). It’s free, but you have to register for a ticket ahead of time. https://www.denali.com/en/events/register/denali_party.jsp…
    • 7 Jun 2010
  • SoC and IP: Verification tips and GLOBALFOUNDRIES low-power process to be discussed in Denali’s free DAC Presentations

    archive
    archive
    Going to DAC? Interested in making your verification processes more effective? Interested in GLOBALFOUNDRIES’ new 65 LPe low-power IC fabrication process? You can attend free presentations on both of these topics at Denali’s DAC booth #1183. Here’s the schedule:

    “How to Improve Validation Effectiveness & Efficiency with Customizable Transaction Logs & Protocol Checkers” Speaker: Ravi Kalyanaraman, Marvell…
    • 7 Jun 2010
  • SoC and IP: Last call for Denali’s DAC party: Anaheim, June 14

    archive
    archive
    It’s the Denali DAC party for 2010. The big one. With the bells and whistles. With the EDA360 Idol contest. The one with the outrageous and copious quantities of music, fun, and booze. At the House of Blues. That one.

    There’s no registration at DAC. You must register this week at http://a.denali.com/4H. Then go to Denali’s booth first thing Monday morning at DAC to pick up your ticket. You see, the party’s Monday night…
    • 7 Jun 2010
  • Verification: Bloggers and Journalists and Gadflies, Oh My!

    tomacadence
    tomacadence

    There has been quite a bit of discussion out in the blogosphere about the similarities and differences among traditional journalists, paid bloggers, "independent" bloggers, industry gadflies, and commentators of all sorts in EDA (and electronics in general). See threads from John Blyler and Harry Gries on this topic, including how DAC is evolving to handles the different types of attendees, whether the Deep…

    • 7 Jun 2010
  • SoC and IP: An inconvenient truth about using DDR3 SDRAM for embedded designs

    archive
    archive
    DDR (double data rate) memory chips mounted on DIMMs have long been the mainstay of the PC and server industries. The resulting sales volumes often make these DIMMs the best value available today in terms of cost per bit. PC DIMMs have been 64 bits wide through all DDR generations from the original DDR (also called DDR1) parts to today’s DDR3 chips. Many embedded designs also use PC DIMMs because their high sales volumes…
    • 4 Jun 2010
  • Verification: EDA360 And The "Paperback Computer"

    jvh3
    jvh3

    Have you ever heard an assertion that's so intriguing and farsighted that it sticks in your mind over a period of years; even decades?  Imagine that the given thought is so resonant, that whenever a related innovation appears the idea is instantly recalled as if you were just talking about it.  For me, one such notion is the "paperback computer" -- a computing device so cheap that it's as physically inconsequential…

    • 3 Jun 2010
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information