• Analog/Custom Design Blogs

    Never miss a story from Analog/Custom Design. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
Featured

Virtuoso Studio IC25.1 ISR2 Now Available

Virtuoso Studio IC25.1 ISR2 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Spectre 25.1 Release Now Available

The SPECTRE 25.1 release is now available for download at Cadence Downloads. For…

SpectreReleaseTeam
• 1 min read
featured , Spectre FMC Analysis , Spectre RF , Spectre Photonics , Spectre AMS Designer

Accelerating RFIC EM Analysis with EMX Planar 3D Solver in Virtuoso HI Platform

In modern IC design, especially with the rise of heterogeneous integration, electromagnetic…

Pratul Nijhawan
• 6 min read
blended , blended training , featured , Virtuoso Studio , Virtuoso System Design Environment
Analog/Custom Design
Latest blogs

Spectre Tech Tips: Detecting Leakage Path Current Hotspots

In circuit design, wrong connectivity may cause undesired leakage paths that may…

• 2 min read
Dynamic design checks , Spectre design checks , leakage path detection , Spectre , dyn_dcpath , dyn_subcktpwr

Virtuoso Video Diary: Tabular Graph in Virtuoso Visualization and Analysis XL

Do you know you can now use Tabular Graph feature in Virtuoso Visualization and Analysis…

• 2 min read
Analog Design Environment , ViVa-XL , custom/analog , ADE Explorer , Analog Simulation , ADE , Virtuoso , ViVA , Virtuosity , Custom IC Design , ADE Assembler

Virtuoso ICADVM20.1 ISR17 and IC6.1.8 ISR17 Now Available

The ICADVM20.1 ISR17 and IC6.1.8 ISR17 production releases are now available for…

• 4 min read
Cadence blogs , ADE Explorer , cadence , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso Analog Design Environment , ICADVM20.1 , IC Release Blog , Clarity 3D Solver , Custom IC Design , Virtuoso Layout Suite EXL , Virtuoso Layout Suite , Custom IC , ADE Verifier , IC6.1.8 , ADE Assembler

Virtuoso Meets Maxwell: How to Simulate an RF Block with Passive and Active Devices…

Do you work with RF designs that contain both active and passive devices? Have you…

• 3 min read
AXIEM , VLS EXL , EM Solver , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Electromagnetic analysis , black boxing , Virtuoso , EMX , ICADVM20.1 , Clarity 3D Solver , Virtuoso Layout Suite EXL

Start Your Engines: Win Le Mans with the SimVision Mixed-Signal Debug Option

In this post, I will explain how the new Cadence SimVision Mixed-Signal Debug option…

• 5 min read
AMS Designer , Start Your Engines , simvision , analog/mixed-signal , Virtuoso , AMSD Flex Mode , mixed-signal design , debugging , mixed-signal verification

Virtuoso Video Diary: Knowledge Booster Training Bytes - Part 6

In this blog. we would like to let you know the information on how to achieve complete…

• 4 min read
blended , Pegasus Verification System , ERC , pegasus , DRC , LVS , training , training bytes , Virtuoso , Cadence certified , Virtuoso Video Diary , Cadence Education Services , PVS , Custom IC Design , online training , Custom IC

Virtuoso Meets Maxwell: EMX—Industry-Leading EM Solver for RFICs

Hi all, this is my first blog for the Virtuoso Meets Maxwell series. It builds on…

• 5 min read
RFIC , Virtuoso Layout EXL , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Electromagnetic analysis , EMX , ICADVM20.1 , Custom IC Design

Spectre Tech Tips: Introducing Spectre XDP-HB (Distributed HB)

Spectre XDP-HB was released in the SPECTRE 20.1 base release as part of the new Spectre…

• 2 min read
Spectre RF , Spectre XDP-HB , Spectre X-RF , Spectre X distributed simulation

Virtuosity: Design, Plan, and Analysis - The 3 Sides Of A Coin, Episode 2

Design, Plan, and Analysis - read why it is important to keep these 3 sides of a…

• 4 min read
Congestion Analysis , Cadence blogs , Virtuoso Layout EXL , Floorplanning , Virtuosity , ICADVM20.1 , dpa , Pin Optimization , pin planning , Custom IC Design , Virtuoso Layout Suite , Design Planning and Analysis

Virtuoso Meets Maxwell: Virtuoso RF Solution—The Flow Revolution Enters the Next…

In many ways 2020 was an exceptional year with extraordinary challenges for all of…

• 6 min read
5G , IMS , integrand , SiP , pegusas , Virtuoso Overture , VRF , Celcius , awr , Virtuoso Meets Maxwell , Virtuoso System Design Environment , Virtuoso RF , Allegro Package Designer Plus , EMX , AWR AXIEM , RF design , SiP Layout Option , ICADVM20.1 , Sigrity , Quantus , Clarity 3D Solver , Custom IC Design , Allegro , VMM

Start Your Engines: Automatic Configuration Creation for a Mixed-Signal Test Ben…

In this post, I will cover how you can easily create an automatic configuration for…

• 3 min read
mixed signal design , Automatic Configuration Creation , ADE Explorer , AMS Designer , Start Your Engines , HED , analog/mixed-signal , mixed-signal verification , ADE Assembler

Virtuoso Video Diary: Performance Diagnostic Tool – An MRI Scanner for Virtuoso

You can now use the Performance Diagnostic tool in the Virtuoso custom IC design…

• 3 min read
performance diagnosis , Virtuoso , performance diagnostic , ICADVM20.1 , Custom IC Design , Custom IC , Virtuoso scanner

Virtuoso Video Diary: Knowledge Booster Training Bytes - Part 5

Continuing our momentum with the Knowledge Booster blogs in the year 2021 , this…

• 5 min read
blended , Spectre DC , Spectre Pro , training , digital badges , training bytes , Virtuoso , Cadence certified , Virtuoso Video Diary , Cadence Education Services , Custom IC Design , online training

Virtuoso ICADVM20.1 ISR16 and IC6.1.8 ISR16 Now Available

The ICADVM20.1 ISR16 and IC6.1.8 ISR16 production releases are now available for…

• 3 min read
Cadence blogs , ADE Explorer , cadence , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso Visualization and Analysis XL , Virtuoso Analog Design Environment , ICADVM20.1 , IC Release Blog , Clarity 3D Solver , Custom IC Design , Virtuoso Layout Suite EXL , Virtuoso Layout Suite , Custom IC , ADE Verifier , IC6.1.8 , ADE Assembler

Spectre Tech Tips: Using Spectre X for RF Analyses

In the Spectre 20.1 base release at the end of September 2020, we released Spectre…

• 3 min read
+xdp , +preset , Spectre X-RF , spectre x , Spectre X distributed simulation , Spectre X Simulator

Virtuosity: In the Line of Veri-Fire – Looking Back and beyond!

Have you missed out on any of the In the Line of Veri-Fire blogs? Here's your chance…

• 6 min read
verifier , Analog Design Environment , Cadence blogs , custom/analog , Analog Simulation , verification plan , analog , ADE , Mixed-Signal , Virtuoso Analog Design Environment , Virtuoso , Virtuosity , cadenceblogs , implementations , analog design , Custom IC Design , requirements , Custom IC , ADE Verifier , IC6.1.8 , Assembler , ADE Assembler , verification

Start Your Engines: Mixed-Signal Modeling Best Practices for Converting a Real Number…

In my previous post, I explained the three methods to convert an electrical signal…

• 8 min read
R2E conversion , real number modeling , mixed signal design , AMS Designer , Start Your Engines , real to electrical

Virtuosity: Moving Along the Least-Resistive Path in Voltus-Fi

Do you want to know how discovering the path of least resistance for the devices…

• 4 min read
Voltus-Fi , electromigration , EMIR Analysis , power grid , Voltus-Fi-XL , Virtuoso , voltage drop , ICADVM20.1 , LRP , Custom IC Design , Custom IC , IC6.1.8

Spectre Tech Tips: Increasing Performance and Capacity Using Spectre X Distributed…

The Spectre X distributed simulation is an extension to the multithreaded simulation…

• 5 min read
multithreaded simulation , ppn , Multi-Core , XDP , spectre x , Spectre X distributed simulation , multithreaded

Virtuoso Meets Maxwell: Layered Electromagnetic Modeling For Sufficient Accuracy

Fast growing markets like 5G, automotive, and IoT are driving the development of…

• 6 min read
Virtuoso Layout EXL , Virtuoso Meets Maxwell , Virtuoso System Design Environment , Virtuoso RF Solution , Electromagnetic analysis , EMX , Quantus Extraction Solution , RF design , ICADVM20.1 , Custom IC Design , VMM

Virtuoso Meets Maxwell: Defining Standard Library Components

The Allegro Package Designer product line offers everything needed to take an IC…

• 6 min read
Libimport , Unified Library , JEDEC , Virtuoso Layout EXL , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Virtuoso MultiTech , Package Design in Virtuoso , Allegro Package Designer Plus , BGA , Allegro Package Designer , die , Virtuoso , ICADVM20.1 , Cadence SiP Layout , Custom IC Design , Custom IC , Allegro , VMM

Virtuosity: Conserve Power—Verifying a Design Using Conformal Low Power

If you have been following the Conserve Power blog series, you will probably have…

• 5 min read
Virtuoso Schematic Editor , virtuoso power manager , clp , Conformal Low Power , VPM , Supply States , 1801 , setup , Virtuoso , Virtuosity , ICADVM20.1 , UPF , IEEE , mixed-signal design , Liberty , Custom IC Design , power domains

Virtuoso Video Diary: Why Split Symbols?

A blog that tells you about why splitting up blocks has now become a useful feature…

• 2 min read
split symbols , Virtuoso Schematic Editor , custom/analog , splits , Virtuoso , ICADVM20.1 , create split symbols , create splits , Custom IC

Virtuosity: Our Design Thinking Approach to Enhance User Interfaces across Cadence…

Read our story about how teams across Cadence, diligently work towards enhancing…

• 4 min read
virtuoso power manager , EMIR Analysis , cadence , reliability options , usability , reliability analysis , Custom IC

Virtuoso Video Diary: Knowledge Booster Training Bytes – Part 4

We live in a complex world where it is essential to use and combine tools and platforms…

• 5 min read
blended , Spectre RF , training , digital badges , training bytes , Virtuoso , Cadence certified , Virtuoso Video Diary , Cadence Education Services , Custom IC Design , online training

Virtuoso ICADVM20.1 ISR15 and IC6.1.8 ISR15 Now Available

The IC6.1.8 ISR15 and ICADVM20.1 ISR15 production releases are now available for…

• 2 min read
Analog Design Environment , Cadence blogs , ADE Explorer , cadence , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso Visualization and Analysis XL , Virtuoso , ICADVM20.1 , IC Release Blog , Custom IC Design , Virtuoso Layout Suite EXL , Custom IC , IC6.1.8 , ADE Assembler , Virtuoso Layout Suite XL

Virtuoso Meets Maxwell: Enabling System Analysis And Implementation Through Libr…

Welcome to a post on how to create component and padstack libraries for use in the…

• 4 min read
Technology Independent Layout Pcell , Unified Library , Virtuoso Layout EXL , Virtuoso Meets Maxwell , Virtuoso System Design Environment , Virtuoso RF Solution , Virtuoso RF , Virtuoso MultiTech , Electromagnetic analysis , librarian , SiP Layout Option , ICADVM20.1 , Cadence SiP Layout , TILP , Custom IC Design , VMM

Virtuosity: Conserve Power—Importing and Exporting Power Intent

In this blog, I will focus on the key enablers, which are required before the power…

• 6 min read
Virtuoso Schematic Editor , virtuoso power manager , Conformal Low Power , VPM , Supply States , 1801 , setup , Virtuoso , Virtuosity , ICADVM20.1 , UPF , IEEE , mixed-signal design , Liberty , Custom IC Design , power domains
Blog - Title