• Analog/Custom Design Blogs

    Never miss a story from Analog/Custom Design. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel
Featured

Virtuoso Studio IC25.1 ISR2 Now Available

Virtuoso Studio IC25.1 ISR2 production release is now available for download.

Virtuoso Release Team
• 1 min read
IC25.1 , featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement

Spectre 25.1 Release Now Available

The SPECTRE 25.1 release is now available for download at Cadence Downloads. For…

SpectreReleaseTeam
• 1 min read
featured , Spectre FMC Analysis , Spectre RF , Spectre Photonics , Spectre AMS Designer

Accelerating RFIC EM Analysis with EMX Planar 3D Solver in Virtuoso HI Platform

In modern IC design, especially with the rise of heterogeneous integration, electromagnetic…

Pratul Nijhawan
• 6 min read
blended , blended training , featured , Virtuoso Studio , Virtuoso System Design Environment
Analog/Custom Design
Latest blogs

Start Your Engines: Mixed-Signal Modeling Methods for Converting an Electrical Signal…

This blog explains how to convert an electrical signal to a real number in your design…

• 5 min read
real number modeling , electrical to real conversion , AMS-Designer , Start Your Engines , analog/mixed-signal , mixed signal , mixed-signal verification

Virtuosity: Decoding the Mechanics of What If in Voltus-Fi-XL

What if you could foresee potential changes in your design and analyze their impact…

• 4 min read
EMIR Analysis , debug , Voltus-Fi-XL , what-if analysis , Virtuoso , Virtuosity , ICADVM20.1 , Custom IC Design , IC6.1.8 , EMIR

Virtuosity: Conserve Power— Running In-Design Checks

Today’s blog focuses on in-design checks that offer an easy and convenient way to…

• 6 min read
In-Design Checks , Low Power , virtuoso power manager , Schematic XL , in-design , VPM , Schematic Editor , ICADVM20.1 , UPF , Power Manager , mixed signal , Liberty , Custom IC Design

Virtuosity: The Debut of the Virtuoso EMIR Analysis Flow for DSPF

Do you want accurate extraction data for your design, regardless of foundry process…

• 3 min read
Voltus-Fi , EMIR Analysis , ADE Explorer , Voltus-Fi-XL , MMSIM , DSPF , EMIR Extraction , Spectre , Quantus Extraction Solution , Virtuosity , ICADVM20.1 , analog design , signoff , Custom IC Design , Virtuoso Layout Suite , simulation , IC6.1.8 , ADE Assembler

Start Your Engines: The Blog-o-Meter Check - Lap 2

This blog summaries the latest five blogs published in the Start Your Engines series…

• 2 min read
SystemVerilog , mixed signal design , AMS Designer , Start Your Engines , Unified Netlister , Mixed-Signal , low-power design

Virtuosity: Conserve Power— Setting up Virtuoso Power Manager

This time I am back with a blog that briefly explains how to set up Virtuoso Power…

• 6 min read
Virtuoso Schematic Editor , virtuoso power manager , Conformal Low Power , VPM , Supply States , setup , Virtuoso , Virtuosity , ICADVM20.1 , mixed-signal design , Custom IC Design , power domains

Virtuosity: Design, Plan, and Analysis - The 3 Sides Of A Coin, Episode 1

Design, Plan, and Analysis - read why it is important to keep these 3 sides of a…

• 3 min read
Congestion Analysis , Layout Generation , Analog Design Environment , Cadence blogs , global route , Virtuoso Layout EXL , Advanced Node , Floorplanning , pin placement , Virtuosity , ICADVM20.1 , dpa , pin planning , Custom IC Design , Virtuoso Layout Suite , Design Planning and Analysis

Virtuosity: Conserve Power—A Preamble to Virtuoso Power Manager

Power consumption has always been an overriding concern in electronic design. Consumption…

• 4 min read
Virtuoso Schematic Editor , virtuoso power manager , clp , Virtuoso Schematic XL , Conformal Low Power , Mixed-Signal , VPM , Virtuoso , Virtuosity , ICADVM20.1 , Custom IC

Spectre Tech Tips: The Value of Spectre X in EMIR Analysis

EMIR analysis is one of the more challenging fields of circuit simulation. It requires…

• 5 min read
Spectre X EMIR , EMIR Analysis , MX mode , Direct Method , Spectre , Iterated Method , spectre x

Virtuoso Video Diary: Usability Enhancements in Digital Signals

Read through this blog to know more about the usability enhancements made to digital…

• 3 min read
Mnemonic Map , Cadence blogs , ICADVM18.1 , simvision , analog , Virtuoso Visualization and Analysis XL , Mixed-Signal , Virtuoso Analog Design Environment , Virtuoso , Virtuoso Video Diary , ICADVM20.1 , Configure Mnemonics , usability , Custom IC , IC6.1.8

Virtuoso Meets Maxwell: Full 3D Analysis of Traces and Bond Wires in an RF Modul…

When you are running the EM analysis for an RF module with a wirebonded IC, an important…

• 4 min read
EM Analysis , ICADVM18.1 , Virtuoso RF Solution , Electromagnetic analysis , ICADVM20.1 , Clarity 3D Solver , Custom IC Design , Virtuoso Layout Suite EXL , Custom IC , clarity

Start Your Engines: Two Critical Components of Low-Power Mixed-Signal Simulation…

The low-power format, CPF/UPF/IEEE1801, has been very popular in the digital simulation…

• 3 min read
AMS Designer , mixed-signal simulation , Mixed-Signal , low-power design , Connect Module , low power format

Virtuoso Video Diary: Walkthrough of Top 5 Latest Features of Voltus-Fi-XL

Are you curious to know about the recent developments in Voltus-Fi Custom Power Integrity…

• 4 min read
ICADVM18.1 , Voltus-Fi-XL , PGV , Annotation Browser , ICADVM20.1 , IC6.1.8 , EMIR

Virtuoso Meets Maxwell: Quick Start for Virtuoso RF Solution

The shift to heterogeneous integration of module designs implies a transition from…

• 4 min read
Rapid Adoption Kit , Virtuoso Meets Maxwell , Virtuoso System Design Environment , Virtuoso RF Solution , Virtuoso RF , Layout EXL , Virtuoso MultiTech , ICADVM20.1 , Cadence SiP Layout , Custom IC Design , RAKs , Allegro , VMM

Virtuosity: Verification in Virtuoso ADE Verifier - The Reliability Way!

Starting from the IC6.1.8/ICADVM18.1 ISR12 releases, Virtuoso ADE Verifier supports…

• 7 min read
verifier , Cadence blogs , ICADVM18.1 , custom/analog , Analog Simulation , verification plan , analog , ADE , Mixed-Signal , reliability options , Virtuoso Analog Design Environment , Monte Carlo , Virtuoso , Analog Design Environment , Virtuosity , implementations , mixed signal , Verifier Run Plan , reliability analysis , Custom IC Design , requirements , Custom IC , ADE Verifier , IC6.1.8 , reliability , Assembler , Verifier new feature , ADE Assembler , verification

Start Your Engines: Speed Up Your Analog Mixed-Signal Verification with Spectre X…

In this post, I will explain how you could speed up your mixed-signal verification…

• 5 min read
spectrex , AMS Designer , universal verification methodology , analog/mixed-signal , axum , mixed-signal design , AMSD Flexible , mixed-signal verification , AMS Flex

Virtuoso Video Diary: Knowledge Booster Training Bytes – Part 3

Nowadays, it is more important than ever to use multiple test benches in a single…

• 4 min read
blended , ADE Explorer , training , Cadence training , digital badges , training bytes , Virtuoso , Cadence certified , Virtuoso Video Diary , Custom IC Design , online training , Custom IC , Assembler , ADE Assembler

Virtuoso ICADVM20.1 and IC6.1.8 ISR14 Now Available

The IC6.1.8 ISR14 and ICADVM20.1 production releases are now available for download…

• 4 min read
Cadence blogs , ADE Explorer , cadence , Virtuoso Layout EXL , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso Visualization and Analysis XL , Virtuoso , Analog Design Environment , ICADVM20.1 , IC Release Blog , Custom IC Design , Custom IC , IC6.1.8 , ADE Assembler , Virtuoso Layout Suite XL

SPECTRE 20.1 Release Now Available

The SPECTRE 20.1 release is now available.

• 1 min read
spectre aps , Spectre MS , Distributed HB , Spectre , XDP , Spectre X Simulator

Spectre Tech Tips: Spectre X Update

About a year ago, we released Spectre X in the SPECTRE 19.1 base release. Since then…

• 4 min read
+preset , LX mode , Distributed HB , XDP , spectre x

Virtuosity: Usability Enhancements in Simulation Driven Routing

Since IC6.1.8 and ICADVM18.1 was released, we have continued our drive to improve…

• 4 min read
Interactive Routing , EAD , ICADVM18.1 , electrically aware design , Virtuoso Layout EXL , Layout Suite , Virtuoso , Virtuosity , simulation driven interactive routing , mixed signal , usability , Custom IC Design , Custom IC

Virtuosity: What’s New on the Cadence Learning and Support Portal – Part 1

Cadence Learning and Support portal has a RAK series that walks you through a sample…

• 3 min read
RAK series , Custom IC Design flow , Virtuoso Analog Design Environment , Virtuoso , CIC flow , Custom IC Design , RAKs , Virtuoso Layout Suite , Custom IC

Start Your Engines: A GUI to Define HDL Packages for the AMS Designer and SystemVerilog…

In this post, I will cover how HDL packages in Virtuoso can be set up for use in…

• 2 min read
SystemVerilog , Virtuoso-AMS , mixed signal design , HDL Package , AMS Designer

Virtuoso Video Dairy : Direct Measurements Assistant in Virtuoso Visualization and…

Ever had to use long expressions just to create simple measurements for plots and…

• 3 min read
ViVa-XL , Virtuoso Analog Design Environment , Virtuoso , Analog Design Environment , ViVA

Virtuosity: Smart View Multi-Process Corners in Virtuoso ADE Assembler and Explo…

Click here to read the latest blog about the updated 'Using Quantus Smart View in…

• 3 min read
Extraction , Smart View , ICADVM18.1 , ADE Explorer , multi-process corners , Virtuoso Analog Design Environment , Virtuosity , qrc , Custom IC Design , Custom IC , IC6.1.8 , ADE Assembler

Virtuosity: Examining Post-Layout Capacitance Using Virtuoso ADE Assembler and ADE…

Post-Layout has become a hot topic recently. This has kept me and several other engineers…

• 2 min read
Analog Design Environment , PAD , ICADVM18.1 , ADE Explorer , Spectre , Virtuosity , Custom IC Design , IC6.1.8 , parasitics

Virtuoso Meets Maxwell: Thinking Outside the Chip--Advantages of Interoperability…

Many of today’s analog, RF, and mixed-signal designs require the integration of multiple…

• 3 min read
IC Packaging , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso Analog Design Environment , Virtuoso , Spectre , mixed signal , Custom IC Design , Allegro

Virtuosity: In the Line of Veri-Fire - Episode 5

Welcome to the fifth episode of the Veri-Fire series. Check out the new questions…

• 8 min read
verifier , Analog Design Environment , Cadence blogs , ICADVM18.1 , custom/analog , Analog Coverage , Analog Simulation , verification plan , analog , ADE , analog verification , Mixed-Signal , Virtuoso Analog Design Environment , Virtuoso , Virtuosity , cadenceblogs , implementations , mixed signal , analog design , Custom IC Design , requirements , Custom IC , ADE Verifier , IC6.1.8 , Assembler , Verifier new feature , custom design technology , ADE Assembler , verification
Blog - Title