Cadence Community

Take Advantage of Advancements in Real Number Modeling and Simulation

By msteam | 26 Feb 2018

Verification is the top challenge in mixed-signal design. Bringing analog and digital domains together into unified verification planning, simulating, and debugging is a challenging task for rapidly increasing size and complexity of mixed-signal designs. To more completely verify functionality and performance of a mixed-signal SoC and its AMS IP blocks used to build it, verification teams use simulations at transistor...

0 Comments

TAGS:

real number modeling | analog | Mixed-Signal | RNM | mixed-signal verification
Integrating AMS IP in SoC Verification Just Got Easier

By msteam | 6 Feb 2018

Typically, analog designers verify their AMS IP in schematic driven, interactive environment, while SoC designers use a UVM SystemVerilog testbench ran from a command line. In our last MS blog, we talked about automation for reusing SystemVerilog testbench by analog designers in order to verify AMS IP in exactly same context as in its SoC integration, hence reducing surprises and unnecessary iterations. But, what about...

0 Comments

TAGS:

AMS | mixed signal solution | Mixed-Signal | analog/mixed-signal | Virtuoso | mixed signal | Virtuoso environment | mixed-signal verification
Automatically Reusing an SoC Testbench in AMS IP Verification

By msteam | 4 Jan 2018

The complexity and size of mixed-signal designs in wireless, power management, automotive, and other fast growing applications requires continued advancements in a mixed-signal verification methodology. An SoC, in these fast growing applications, incorporates a large number of analog and mixed-signal (AMS) blocks/IPs, some acquired from IP providers, some designed, often concurrently. AMS IP must be verified independently...

0 Comments

TAGS:

AMS | mixed signal design | mixed-signal methodology | mixed signal solution | analog | Mixed-Signal | analog/mixed-signal | Virtuoso environment | mixed-signal verification
Top 5 Issues that Make Things Go Wrong in Mixed-Signal Verification

By Steve Carlson | 10 Dec 2014

Key Findings : There are a host of issues that arise in mixed-signal verification. As discussed in earlier blogs , the industry trends indicate that teams need to prepare themselves for a more mixed world. The good news is that these top five pitfalls are all avoidable. It’s always interesting to study the human condition. Watching the world through the lens of mixed-signal verification brings an interesting microcosm...

1 Comments

TAGS:

MS | uvm | Metric-Driven-Verification | Palladium | Mixed Signal Verification | Incisive | MDV-UVM-MS | Virtuoso | mixed signal | MDV
Five Reasons I'm Excited About Mixed-Signal Verification in 2015

By Steve Carlson | 3 Dec 2014

Key Findings : Many more design teams will be reaching the mixed-signal methodology tipping point in 2015. That means you need to have a (verification) plan, and measure and execute against it. As 2014 draws to a close, it is time to look ahead to the coming years and make a plan. While the macro view of the chip design world shows that is has been a mixed-signal world for a long time, it is has been primarily the...

0 Comments

TAGS:

uvm | mixed signal design | Metric-Driven-Verification | Mixed Signal Verification | MDV-UVM-MS
Mixing It Up in Hardware (an Advantest Case Study in Faster Full-Chip Simulations)

By Steve Carlson | 19 Nov 2014

Key Findings: Advantest, in mixed-signal SoC design, sees 50X speedup, 25 day test reduced to 12 hours, dramatic test coverage increase. Trolling through the CDNLive archives, I discovered another gem. At the May 2013 CDNLive in Munich, Thomas Henkel and Henriette Ossoinig of Advantest presented a paper titled “Timing-accurate emulation of a mixed-signal SoC using Palladium XP”. Advantest makes advanced electronics...

0 Comments

TAGS:

Advantest | Palladium | Mixed Signal Verification | Emulation | mixed signal
The Elephant in the Room: Mixed-Signal Models

By Steve Carlson | 5 Nov 2014

Key Findings: Nearly 100% of SoCs are mixed-signal to some extent. Every one of these could benefit from the use of a metrics-driven unified verification methodology for mixed-signal (MD-UVM-MS), but the modeling step is the biggest hurdle to overcome. Without the magical models, the process breaks down for lack of performance, or holes in the chip verification. In the last installment of The Low Road , we were at...

0 Comments

TAGS:

metrics-driven methodology | real number modeling | uvm | CPF | RNM | UPF | mixed signal | MDV | verification
It’s Late, But the Party is Just Getting Started

By Steve Carlson | 30 Oct 2014

Key Findings: Many more chip programs are crossing the tipping point and need advanced mixed-signal verification methodologies and technologies. A deterministic march to closure is needed. The Cadence party for mixed-signal verification is the hottest ticket in town. With some important public events now behind us and more on the horizon, the agendas make it clear that there is mounting pain in the realm of verifying...

0 Comments

TAGS:

AMS | analog behavior | AMS-Designer | AMS Designer | analog behavioral models | analog/mixed-signal | AMS Verification
How Can You Learn About Mixed-Signal Verification and Implementation Flows at Your Desk?

By Sumeet Aggarwal | 30 Apr 2014

The vast majority of SoCs today are advanced mixed-signal designs. The old mixed-signal world looked like an analog environment on the left bolted to a digital environment on the right. Depending on which engineering group was responsible for final assembly, one part would be treated as a black box and the two parts would be bolted together at the system-on-chip (SoC) level. But today's mixed-signal designs have multiple...

0 Comments

TAGS:

real number modeling | AMS Designer | EDA training | SV-RNM | DMS | mixed signal | Schematic Model Generator | RAKs
Support for Low Power Mixed Signal Designs in Virtuoso Schematic-XL

By Devesh Jain | 10 Dec 2013

Why is There a Need for Low Power Solutions? With an increase in the demand for high-performance, multi-tasking systems-on-chips (SoCs) for communication and computing, the power requirements for these electronic chips have also greatly increased. There has been a surge in the production of portable devices like mobile phones, laptops, tablets, and game boxes that support multiple applications and use various multimedia...

0 Comments

TAGS:

Low Power | mixed signal design | mixed-signal methodology | mixed signal solution | CPF | LVS | cdl | Schematics-XL | Mixed-Signal | analog/mixed-signal | Virtuoso | mixed signal
IC6.1.6 Virtuoso Space-Based Mixed-Signal Router (VSR)

By Andreas Lenz | 29 Oct 2013

Virtuoso Space-Based Router (VSR) is routing solution integrated into the Virtuoso Layout Suite, which provides a comprehensive set of routing features for a variety of layout tasks. One major design task for layout designs is chip/block assembly routing in mixed-signal analog top (AoT) designs. What's new in Virtuoso IC6.1.6? VSR routing engines were enhanced to improve routing quality (QoR) and to give better...

0 Comments

TAGS:

Technology on tour | MS ToT | VSR | mixed-signal ToT | mixed-signal training | Router | tech on tour | Open Access | analog/mixed-signal | OA: OpenAccess | tech-on-tour
Cadence’s Annual Mixed-Signal Summit 2013: A Mind Meld of Mixed-Signal Design Community

By Sathish Bala | 6 Oct 2013

If you're a fan of the Star Trek series (my six-year-old son and I watch it together faithfully!), you know the Vulcan Mind Meld. (If you're not a Trekkie, the mind-meld is a process of transferring one's knowledge to another person instantly). Mixed-Signal Technology Summit , Oct. 10 at Cadence's San Jose campus, is the closest thing to a mind meld to share mixed-signal design practices and challenges among the design...

0 Comments

TAGS:

IP | cadence | AMS Designer | SV-DC | Incisive | SV-RNM | DMS | Virtuoso | mixed-signal book | mixed-signal summit | RNM | mixed signal
Coming Soon: Asia-Pacific Mixed Signal Summit and Tech-On-Tour Events

By Sathish Bala | 15 Jul 2013

Cadence is bringing the Analog/Mixed-Signal Summit to Shenzhen, China, and the Mixed-Signal/Low-Power Focused Technology-On-Tours to Penang and Singapore later in July 2013. Cadence will showcase mixed-signal and low-power solutions aimed at designs that cater to the always connected world. With smart devices taking over our everyday lives, design teams are moving towards complex mixed-signal designs with advanced low...

0 Comments

TAGS:

conformal | SystemVerilog | EAD | AMS | EDI | Low Power | IP | Penang | Technology on tour | mixed-signal ToT | Cadence events | tech on tour | AMS Designer | behavioral modeling | Encounter Digital Implemenation | Advanced Node | analog | Incisive | Shenzhen | LDE | analog/mixed-signal | Virtuoso | mixed-signal summit | RNM | mixed signal | SMG | Cadence Community | Singapore | verification
OpenAccess (OA) Based Flow - Efficient Implementation of Mixed-Signal Design for Smart Devices

By Sathish Bala | 28 Jun 2013

I had the great opportunity to represent Cadence at the Design Automation Conference (DAC) at Austin a few weeks back. In my role as a Mixed-Signal Solutions evangelist at Cadence, I was thoroughly amazed by the excitement from the ever growing design community at this year's DAC. For Cadence, this was an excellent opportunity to showcase the various technologies covering system, IP and SoC designs. A common theme...

0 Comments

TAGS:

Solutions | DAC | cadence | Analog-Centric | Austin | Open Access | analog | VDI | Digital-Centric | Virtuoso | digital | oa | Encounter Digital Implementation | mixed signal | Texas Instruments | Mixed-Signal Methodology Book
Mixed-Signal -- Successful Tech-on-Tours, Huge Focus at DAC 2013

By Sathish Bala | 31 May 2013

We just completed some hugely successful Mixed-Signal Tech-on-Tours in North America. I am back in San Jose after this whirlwind trip that covered 9 cities in 4 weeks. Even though being on the road does get tedious, what kept me excited was the enthusiasm shown among Cadence customers for the Mixed-Signal Tech-on-Tour events. Close to 400 customers attended these Mixed-Signal Tech-On-Tour events. The Dallas Mixed...

0 Comments

TAGS:

real number modeling | clp | AMS Designer | CPF | Conformal Low Power | DAC 2013 | Mixed-Signal | Virtuoso | Internet of Things | amsDmvmv | mobile | PIEA | mixed signal | wreal | SMG | MDV | Schematic Model Generator | ARM Cortex-M | verification
Unleashing Mixed-Signal Tech on Tours (ToTs) in North America

By Sathish Bala | 29 Mar 2013

At CDNLive-Silicon Valley this year, we had an excellent mixed-signal track for two days. Cadence customers including IBM, Texas Instruments, Maxim and Freescale shared their mixed-signal methodologies and tricks with the Cadence design community. The key challenges that our mixed-signal customers face are in SoC level verification and seamless analog/digital implementation. Cadence has been addressing these challenges...

0 Comments

TAGS:

AMS | EDI | CDNLive | CDNLive 2013 | MS ToT | cadence | tech on tour | mixed-signal IP | AMS Designer | analog | analog behavioral models | analog/mixed-signal | Virtuoso | mixed signal methodology guide | mixed signal | CDNLive SV 2013 | OpenAccess | SoCs | AMS Verification | mixed-signal verification
"Smart Devices" and How They Affect Your Mixed-Signal SOC Verification

By Sathish Bala | 25 Feb 2013

We are seeing a huge trend -- the mobile revolution is changing the way we go about our everyday lives. Gone are the days where the term 'Internet' was associated with a PC or Mac. The smartphone revolution has changed how the data is consumed and used by consumers and businesses. For example, with the new line of smart systems, every device or appliance is connected to the Internet to manage their services in a better...

0 Comments

TAGS:

AMS | DVCon 2013 | CDNLive 2013 | SV-DC | Verilog-AMS | analog | Incisive | Mixed-Signal | smart devices | analog behavioral models | analog/mixed-signal | Virtuoso | Internet of Things | RNM | Verilog AMS | mixed signal | SenseAware | wreal | Virtuoso environment | Schematic Model Generator | mixed-signal verification
Revamped Mixed-Signal Solutions Portal Reflects Cadence Leadership and Commitment

By Sathish Bala | 8 Jan 2013

Cadence holds a leading position in the EDA industry due to its broad product portfolio catering to digital and analog designs and the ever popular mixed-signal designs. With its immense technical and market leadership based on the Virtuoso platform for analog design and Encounter platform for digital design , Cadence EDA products helps designers achieve productivity gains and predictable design closure for today's complex...

0 Comments

TAGS:

CDNLive | cadence | AMS Designer | custom | Design Challenges | analog | web page | Mixed-Signal Methodology Guide | Mixed-Signal | Mixed-signal solutions web page | Virtuoso | mixed-signal book | digital | implementation | mixed signal | Encounter Digital Platform | web site | verification
Mixed Signal Technology Summit Proceedings Now Available

By nizic | 13 Dec 2012

In September 2012, Cadence held its second Mixed-Signal Summit in San Jose, California. 150 users attended the Summit. The full day program was packed by user presentations. Strong participation and attendance was yet another confirmation of increased design activities in the mixed-signal area. Attendees used the opportunity to ask questions, share experiences and network. Dr. Chi-Ping Hsu, Cadence Senior Vice president...

0 Comments

TAGS:

Static timing analysis | mixed-signal seminars | AMS | static analysis | EDI | microcontrollers | ARM Cortex M0 | mixed signal design | cadence | Functional Verification | mixed signal methodology | mixed signal solution | Open Access | STA | Verilog-AMS | timing model | FTM | Mixed-Signal | MCUs | encounter | Mixed-Signal Technology Summit | analog behavoral | analog behavioral models | analog/mixed-signal | mixed signal physical implementation open access | model validation | signal integrity | Virtuoso | Spectre | Cortex-M0 | oa | RNM | mixed signal methodology guide | real number types | Mixed signal physical implementation | behavioral models | mixed signal | OA: OpenAccess | cortex M | mixed-signal design | wreal | real number models | ARM | ARM-Cortex-M | OpenAccess | SPICE | mixed signal implementation | liberty model | simulation | AMS Verification
Mixed-Signal Technology Summit in Japan Provides Technology Updates

By QiWang | 29 Nov 2012

Japan’s semiconductor industry is undergoing a significant change in recent years. We are seeing a shrinking business in SoC development while design and semiconductor companies are trying to focus more on higher profitable and differentiable products like microcontrollers and power management ICs. Most such designs are mixed-signal designs and hence the demand for technologies and innovations in this area is very high...

1 Comments

TAGS:

AMS | uvm | Virtuoso-AMS | microcontrollers | ARM Cortex M0 | mixed signal design | Mixed-Signal On Top | AMS-Designer | MS ToT | IC 6.1 | A/MS | mixed signal methodology | tech on tour | AMS Designer | analog on top | Open Access | Cortex-M | Verilog-AMS | analog | Mixed-Signal | encounter | Mixed-Signal Technology Summit | LDE | analog behavioral models | analog/mixed-signal | Virtuoso | mixed-signal book | Cortex-M0 | oa | ClioSoft | metric-driven verification | mixed signal | wreal | micro-controllers | ARM | ARM-Cortex-M | OpenAccess | Common Power Format | AMS Verification | TowerJazz | Matlab | real number
Discussing Mixed Signal -- New On-Line Forum, and 3-Day Training Classes

By Andreas Lenz | 15 Nov 2012

Are you working in the area of mixed signal? Then you may want to exchange information and experiences with other engineers. At the Cadence Community, a new Mixed-Signal Design Forum has been launched, providing a place to discuss topics that cross between analog and digital domains. It doesn't matter if you're just starting with mixed-signal design, or you have a lot of experience. This is a customer-driven forum that...

0 Comments

TAGS:

ITDB | mixed-signal training | Andreas Lenz | analog on top | CPF | Mixed-Signal | encounter | Virtuoso | mixed signal | mixed-signal forum | OpenAccess | forum | Cadence Community
Cadence Has Significant Presence in ARM TechCon 2012 and Worldwide ARM Technical Symposiums

By Sathish Bala | 14 Nov 2012

The recently concluded ARM TechCon 2012 , the annual event for ARM users (including hardware and software engineers) along with ARM ecosystem partners, was a huge success. Once again, this event showcased the excellent Cadence-ARM partnership that's helping to bring next generation electronic designs to fruition for our customers. Cadence had a huge presence at ARM TechCon. On the first day (Chip Design Day) Cadence...

0 Comments

TAGS:

ARM Techcon | EDI | chipestimate | ARM Cortex M0 | AMS Designer | ARM Technology Symposium | 20nm | 14nm | Mixed-Signal | Virtuoso | mixed-signal book | Cortex-M0 | mixed signal | mixed-signal design | ARM | ARM-Cortex-M
Recent Events Show That Customer Interest in Mixed-Signal Remains High

By QiWang | 30 Oct 2012

The well attended Mixed-Signal Technology Summit last month really demonstrated the tremendous interest our customers have in learning new methodologies and techniques for mixed-signal designs. I would like to share some interesting data points based on a survey from the attendees of the event. Among the close to 200 attendees, 73% were designers with analog centric design experiences. However, about 24% of them declared...

0 Comments

TAGS:

ARM Techcon | ARM Cortex M0 | mixed signal design | Technology on tour | MS ToT | mixed-signal ToT | mixed-signal methodology | mixed signal methodology | tech on tour | mixed signal solution | Open Access | Cortex-M | Mixed-Signal | Mixed-Signal Technology Summit | analog/mixed-signal | mixed-signal book | Cortex-M0 | Mixed-Signal Tech Summit | mixed signal methodology guide | mixed signal | OA: OpenAccess | cortex M | mixed-signal design | ARM | Mixed-Signal Methodology Book | tech-on-tour | OpenAccess | AMS Verification
Press Release About TSMC Flow, Blog from ARM Validate Cadence’s Mixed-Signal and 20nm Leadership

By Sathish Bala | 19 Oct 2012

A press release and a blog post caught my attention this week (October 15, 2012), and they have clearly demonstrated Cadence's leadership in 20nm process nodes and mixed-signal solutions. The press release is titled " TSMC Selects Cadence Virtuoso and Encounter Platforms for its 20nm Design Infrastructure, Spanning Custom/Analog, Digital and Mixed-Signal Design ." This press release emphasizes that TSMC's 20nm reference...

0 Comments

TAGS:

AMS | EDI | ets | uvm | microcontrollers | ARM Cortex M0 | Mixed-Signal On Top | MS ToT | cadence | AMS Designer | TSMC | EPS | Mixed-Signal | Virtuoso | mixed signal methodology guide | mixed signal | PVS | ARM | encounter power system | Encounter Timing System | IUS
ARM-Based Microcontrollers using Cadence’s Mixed-Signal Solution

By Sathish Bala | 25 Sep 2012

I recently came across a Wall Street Journal article, "ARM Chases Bigger Slice of Smaller Chips," that provides a very interesting perspective on how ARM is positioned to capture the microcontroller market, which is its next growth area. ARM based microprocessors are clearly dominating the mobile products from smart phones to tablets across Windows, Android and IOS mobile eco-systems. Most of these devices are using...

0 Comments

TAGS:

DAC | microcontrollers | Demo | Cortex-M | MCUs | Virtuoso | Cortex-M0 | incyte | fuel injection system | System Design Kit | micro-controllers | ARM | Balasubramanian

Mixed-Signal Design Blogs