• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      excellon1
      excellon1 136 Points
    • 2
      DavidJHutchins
      DavidJHutchins 130 Points
    • 3
      steve
      steve 70 Points
    • 4
      masamasa
      masamasa 53 Points
    • 5
      Aurel B
      Aurel B 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,554 Points
    • 2
      oldmouldy
      oldmouldy 13,535 Points
    • 3
      eDave
      eDave 10,166 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Some error while running Quantus(Assura) Parasitc extraction run form

    Category: Custom IC Design

    By Sameerpy Sameerpy

    •

    started 10 months ago

    0 replies • 564 views
  • Suggested Answer

    Automatically export .PXML file from padstack editor

    Category: Allegro X PCB Editor

    By leetzeyin59 leetzeyin59

    •

    updated 10 months ago by DavidJHutchins

    2 replies • 3018 views
  • Answered

    Copy Clines Creates DRC

    Category: Allegro X PCB Editor

    By PK20240920135 PK20240920135

    •

    updated 10 months ago by PK20240920135

    8 replies • 4037 views
  • Discussion

    IC 23.1 installation configuration failure on RHEL 9

    Category: Custom IC SKILL

    By RaviUoS24 RaviUoS24

    •

    updated 10 months ago by ebecheto

    1 replies • 3016 views
  • Suggested Answer

    Orcad X Presto 23.1 : TH pads without pin number

    Category: OrCAD X Presto PCB

    By SamTronic SamTronic

    •

    updated 10 months ago by John T

    1 replies • 904 views
  • Discussion

    spectre simulation issue

    Category: Mixed-Signal Design

    By YH202410112147 YH202410112147

    •

    updated 10 months ago by YH202410112147

    1 replies • 2726 views
  • Discussion

    Issue with Missing Layers in TSMC 65nm PDK in Cadence Layout

    Category: Custom IC SKILL

    By SM20240729856 SM20240729856

    •

    updated 10 months ago by SM20240729856

    4 replies • 4621 views
  • Discussion

    How can I simulate based on the random mismatch generated by a previous Monte Carlo iteration?

    Category: Custom IC Design

    By AW202410094823 AW202410094823

    •

    updated 10 months ago by AW202410094823

    2 replies • 2496 views
  • Not Answered

    FINE/Turbo cannot open file?

    Category: Turbo

    By Delfim Sa Delfim Sa

    •

    updated 10 months ago by Delfim Sa

    5 replies • 1771 views
  • Not Answered

    On-Cloud Import Third Party Model

    Category: PSpice

    By MW202410086944 MW202410086944

    •

    updated 10 months ago by AyushD

    1 replies • 1776 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information