• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 110 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      ShawnLogan
      ShawnLogan 50 Points
    • 5
      Elecguy
      Elecguy 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,734 Points
    • 2
      oldmouldy
      oldmouldy 13,695 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How to change the m factor (multiplication factor) for Instances in cadence

    Category: Custom IC Design

    By NorNand

    •

    updated over 6 years ago by NorNand

    2 replies • 16457 views
  • Discussion

    Auto Incrementation of Instances' Locations

    Category: PCB Design

    By Aymeric

    •

    started over 6 years ago

    0 replies • 827 views
  • Discussion

    Change default "analogLib" => "cap" CDF auCdl netlist modelName "CP" at schematic instance level with on-disk persistence from SKILL

    Category: Custom IC SKILL

    By Luca Pacher

    •

    updated over 6 years ago by RiadKaced

    1 replies • 2910 views
  • Discussion

    netlist error for a particular resistor model

    Category: Custom IC Design

    By kadam

    •

    updated over 6 years ago by RiadKaced

    1 replies • 15500 views
  • Discussion

    Orcad Capture 17.2 TCL & Symbol creation.

    Category: PCB Design

    By excellon1

    •

    updated over 6 years ago by excellon1

    2 replies • 3493 views
  • Discussion

    Needing a 'report' file

    Category: PCB Design

    By CadAce2K

    •

    updated over 6 years ago by CadAce2K

    1 replies • 816 views
  • Discussion

    Bit pattern generator for mixed signal simulation

    Category: Custom IC Design

    By NorNand

    •

    updated over 6 years ago by NorNand

    4 replies • 19145 views
  • Discussion

    Is there a bindkey to toggle between viadef and via minimum on VXL Layout Editor Options?

    Category: Custom IC SKILL

    By Tom Sawyer

    •

    updated over 6 years ago by Tom Sawyer

    10 replies • 17895 views
  • Discussion

    Is there a SKILL code to automatically add labels on wire/path/pathseg on VXL layout IC6.1.7 except for power lines and net###?

    Category: Custom IC SKILL

    By Tom Sawyer

    •

    updated over 6 years ago by Tom Sawyer

    2 replies • 2567 views
  • Discussion

    Access skill variable in .scr script

    Category: Allegro X Scripting - Skill

    By olov

    •

    updated over 6 years ago by Ejlersen

    4 replies • 10971 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information