• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 100 Points
    • 2
      ltoohey
      ltoohey 65 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 5
      zpofrp
      zpofrp 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,760 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,720 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    "Incorrect Instance Error" while running LVS

    Category: RF Design

    By auatai

    •

    updated over 7 years ago by salar1991

    3 replies • 3248 views
  • Discussion

    problem with lvs in calibre

    Category: Custom IC Design

    By salar1991

    •

    updated over 7 years ago by salar1991

    4 replies • 17280 views
  • Discussion

    Connecting component body to ground on smd board

    Category: PCB Design

    By Ruddwijk

    •

    updated over 7 years ago by excellon1

    9 replies • 17930 views
  • Discussion

    Form checklist question

    Category: Allegro X PCB Editor

    By Ejlersen

    •

    updated over 7 years ago by wilef

    4 replies • 15092 views
  • Discussion

    How to put via in the center of BGA pins

    Category: PCB Design

    By ColinLiu

    •

    updated over 7 years ago by riklee

    5 replies • 15925 views
  • Discussion

    Assura LVS: different nets in pad's schematic (vdd3r) and it's layout (vdd3r1 and vdd3r2) and using joinableNet function.

    Category: Custom IC SKILL

    By Fami

    •

    started over 7 years ago

    0 replies • 623 views
  • Discussion

    Match lengths

    Category: PCB Design

    By Volks1963

    •

    updated over 7 years ago by steve

    1 replies • 14277 views
  • Discussion

    Text Line Outside Extent

    Category: PCB Design

    By ddra90n

    •

    updated over 7 years ago by BK2018

    3 replies • 17183 views
  • Discussion

    unable to simulate this veriloga code in cadence

    Category: Mixed-Signal Design

    By noob1

    •

    updated over 7 years ago by noob1

    2 replies • 15320 views
  • Discussion

    saveNetlist option changing view to functional from schematic- Innovus to Calibre

    Category: Custom IC Design

    By kash022

    •

    updated over 7 years ago by Andrew Beckett

    3 replies • 4811 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information