• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      eDave
      eDave 60 Points
    • 2
      MZ20250602835
      MZ20250602835 51 Points
    • 3
      Aurel B
      Aurel B 41 Points
    • 4
      steve
      steve 40 Points
    • 4
      ShawnLogan
      ShawnLogan 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,705 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Clarity – Tip of the week: Waveport solve only option in Clarity 3D Workbench.

    Category: Clarity 3D Solver

    By SimTech

    •

    started over 1 year ago

    0 replies • 3649 views
  • Discussion

    Library Mapping

    Category: Digital Implementation

    By Charanya

    •

    started over 1 year ago

    0 replies • 5290 views
  • Not Answered

    same pin number connected to more than one net for two identical hierarchal blocks.

    Category: Allegro X Capture CIS

    By danyavin

    •

    updated over 1 year ago by AyushD

    1 replies • 4371 views
  • Discussion

    Concept HDL SKILL Solution.

    Category: Design Entry HDL

    By ABIKRISHNA

    •

    updated over 1 year ago by ABIKRISHNA

    2 replies • 6396 views
  • Answered

    Non-plated mechanical hole not following the spacing rule in Constraint manager.

    Category: Allegro X PCB Editor

    By TiffanyB

    •

    updated over 1 year ago by TiffanyB

    3 replies • 6425 views
  • Discussion

    Stacked vias

    Category: Custom IC SKILL

    By Shivani Lahariya

    •

    updated over 1 year ago by Shivani Lahariya

    5 replies • 6322 views
  • Not Answered

    AWR Design Environment Compatibility Inquiry - Version V22.1

    Category: AWR Design Environment

    By rohan02

    •

    updated over 1 year ago by OscPn

    1 replies • 1603 views
  • Discussion

    Skill script for push up and pull down the sub blocks to next level of layouts and vise versa

    Category: Custom IC SKILL

    By Saitsk

    •

    updated over 1 year ago by RobMan

    1 replies • 5193 views
  • Discussion

    NSMetal violation

    Category: Digital Implementation

    By rick137

    •

    started over 1 year ago

    0 replies • 4996 views
  • Discussion

    Bit order after flatten_complex_ports

    Category: Digital Implementation

    By Michael11

    •

    started over 1 year ago

    0 replies • 4923 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information