• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      HASAN2024
      HASAN2024 55 Points
    • 2
      SD20251126912
      SD20251126912 50 Points
    • 2
      SM202511279440
      SM202511279440 50 Points
    • 4
      Don2009
      Don2009 45 Points
    • 5
      Aurel B
      Aurel B 41 Points
  • Leaderboard

    • 1
      steve
      steve 17,709 Points
    • 2
      oldmouldy
      oldmouldy 13,630 Points
    • 3
      eDave
      eDave 10,261 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Sampled HB noise analysis: Output noise to Edge phase noise conversion

    Category: Custom IC Design

    By ArpanT

    •

    updated 10 months ago by Frank Wiedmann

    1 replies • 2888 views
  • Discussion

    PNoise Infinite flicker noise message

    Category: Custom IC Design

    By Kenny Lu

    •

    updated 10 months ago by Frank Wiedmann

    7 replies • 4935 views
  • Discussion

    How to create a bindkey for the troubleshoot point?

    Category: Custom IC SKILL

    By dogman4

    •

    updated 10 months ago by Andrew Beckett

    4 replies • 2936 views
  • Suggested Answer

    How to place the PCB footprint based on the outline in the imported DXF file board outline

    Category: Allegro X PCB Editor

    By RohitRohan

    •

    updated 10 months ago by RohitRohan

    2 replies • 3073 views
  • Answered

    Schematics and PCB don't seem properly linked

    Category: Allegro X PCB Editor

    By AL202512303326

    •

    updated 10 months ago by AL202512303326

    4 replies • 2552 views
  • Discussion

    VIVA keeps splitting same time axis waveforms into separate subwindows

    Category: Custom IC Design

    By AM202408156233

    •

    updated 10 months ago by Andrew Beckett

    3 replies • 2843 views
  • Answered

    Associate PSPICE model to heterogenous part: is it possible?

    Category: Allegro X Capture CIS

    By eddoh

    •

    updated 10 months ago by digital1

    2 replies • 1374 views
  • Discussion

    corner expression to compute averages over temperature and supply variations in maestro

    Category: Custom IC Design

    By Shlok Vaibhav

    •

    updated 10 months ago by Andrew Beckett

    1 replies • 2569 views
  • Discussion

    Is there a reverse function of axlSessionRegisterCreationCallback, i.e. axlSessionUnRegisterCreationCallback ?

    Category: Custom IC SKILL

    By TKTAN1973

    •

    updated 10 months ago by TKTAN1973

    4 replies • 3935 views
  • Suggested Answer

    Some net names are missing in netlist file generated in DEHDL

    Category: Design Entry HDL

    By ronniezh

    •

    updated 11 months ago by RohitRohan

    1 replies • 2490 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information