Find Other Members ►

Get email delivery of the Cadence blog (individual posts).

Community

Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

Breakfast Bytes: The 2019 Jasper User Group

Paul McLellan

Last week was the Jasper User Group meeting, the biggest annual gathering of formal verification engineers. This is the 13th meeting. Ziyad recalled the first, held at the TechMart, to which about 15 people attended. This year was the sixth since Cad...
- 11 Nov 2019
Academic Network: Exciting Academic News on OrCAD

Anton Klotz

There’s some exciting news about the Cadence OrCAD® Software, especially for academics! Generations of analog designers have used Cadence ® PSpice® Simulator, which is a part of the OrCAD package, as their first analog simulator. Now...
- 9 Nov 2019
PCB、IC封装：设计与仿真分析: 隐藏在PCB设计中的七个DFM问题

TeamAllegro

本文由Cadence的北美经销商EMA Design Automation撰写。 space 当我们完成设计并将其送到制造厂后，如果我们的产品存在大量可制造性设计（DFM）错误，那么便会造成产品搁置。这种情况不仅令人沮丧，而且代价高昂。在项目早期尽早考虑制造问题有助于降低成本、缩短开发时间，并确保设计顺利过渡到生产阶段。相反，若不这样做，便会造成不良后果。凭借多年的行业经验，我们总结了7大妨碍PCB可制造性的主要DFM问题。虽然以下列出的部分内容是设计方面的最佳实践，但还有一些是由制作/制造...
- 8 Nov 2019
Breakfast Bytes: OpenTitan: Secure Boot with a Silicon Root of Trust

Paul McLellan

At HOTCHIPS last year, Google presented its security processor Titan. You can read lots of details at my post Google's Titan: How They Stop You Slipping a Bogus Server into Their Datacenter. Titan provides a silicon root of trust (RoT) ...
- 8 Nov 2019
Digital Design: Library Characterization Tidbits: Reasons to Start Following This New Blog Series

AbhaRawat

Library Characterization Tidbits is a blog series aimed at providing insight into the useful software and documentation enhancements in the LIBERATE release.
- 7 Nov 2019
Breakfast Bytes: Computational Software

Paul McLellan

This is the third post in a series on computation in EDA and adjacent markets. The previous two were Computation and the Data Explosion and Computational Hardware. All EDA algorithms are computationally intractable, in that it is impossible to ...
- 7 Nov 2019
Academic Network: ECE Master Students of Duke Kunshan University Visited Cadence Shanghai Office

Tracy Zhu

The Cadence Academic Network was very excited to host students from Duke Kunshan University‘s Electrical and Computer Engineering department at the new Cadence Shanghai office on October 25, 2019. Cadence R&...
- 6 Nov 2019
Analog/Custom Design: Virtuoso Video Diary: Click – Take a Snapshot – Smile!

Rashmi G

This blog talks about about the Snapshots feature introduced in ADE Verifier in IC6.1.8 ISR6.
- 6 Nov 2019
Breakfast Bytes: Tempus Power Integrity Solution

Paul McLellan

One of the challenges in leading-edge nodes today is the resistivity of the interconnect. One day, new interconnect materials such as ruthenium (Ru) might help, but for now, we have copper interconnect, which requires a liner made from a relatively h...
- 6 Nov 2019
Verification: Specman: Analyze Your Coverage with Python

teamspecman

In the former blog about Python and Specman: Specman: Python Is here!, we described the technical information around Specman-Python integration. Since Python provides so many easy to use existing libraries in various fields, it is very tempting to leverage these cool Python apps.

Coverage has always been the center of the verification methodology, however in the last few years it gets even more focus as people develop…
- 6 Nov 2019
System, PCB, & Package Design : IC Packagers: Scripting Updates in 17.4

Tyler

If you joined us last week to see the visual changes to be expected when you download 17.4, doubtless the next thing you need to know is how migrating will impact your automation. And, if you’ve installed the software already, you’re one ...
- 6 Nov 2019
Computational Fluid Dynamics: ArianeGroup: Optimization of the Liquid Hydrogen Turbopump of the Vulcain Rocket Engines

AnneMarie CFD

ArianeGroup is the world’s leading designer and manufacturer of rocket launchers, a joint venture equally owned by Airbus and Safran. Their activities cover the entire life-cycle of a space launcher: design, development, production, opera...
- 5 Nov 2019
Breakfast Bytes: Dead Ends

Paul McLellan

Sometimes something comes along that looks like it is a portent of things to come, but then turns out to be a technological dead end. For example, in the 1990s, it seemed that you couldn't go to the mailbox or rent a video without getting an AOL...
- 5 Nov 2019
System, PCB, & Package Design : Cadence OrCAD and Allegro 17.4-2019 is Now Available

AllegroReleaseTeam

Here is a sleeker and more modern version of the OrCAD and Allegro release, with enhanced usability and a slew of new productivity-enhancing features. With the 17.4-2019 release, you get more intuitive and easy-to-use flows that enable optimized schematic-to-board-to-...
- 4 Nov 2019
The India Circuit: Is Design in India on the Upswing?

Madhavi Rao

The India Electronics and Semiconductor Association (IESA) recently organized a two-day conference on Strategic Electronics, and, not surprisingly, the overriding message was that India needs indigenous chip design and wafer fabrication facilit...
- 4 Nov 2019
Breakfast Bytes: IEDM 2019 Preview

Paul McLellan

Coming up in the beginning of December is the 65th International Electron Devices Meeting (IEDM). The slightly strange name comes about because this is the 65th, meaning it started in the fifties, long before integrated circuits had been invented. In...
- 4 Nov 2019
Computational Fluid Dynamics: Creacoustic: Transmission Loss Simulation of Reactive and Dissipative Creacoustic Mufflers

AnneMarie CFD

Silencers and industrial mufflers are used to limit noise emissions in applications like fan inlets and discharges, stacks, vents, equipment/process enclosure ventilation, power generators, etc. They consist of ducts through which the airflow i...
- 3 Nov 2019
PCB、IC封装：设计与仿真分析: CDNLive China 2019 现场精彩回顾及演讲资料下载

SDA China

本文翻译节选自Cadence "Breakfast Bytes" 专栏作者Paul McLellan文章“CDNLive China 2019“。 space CDNLive China 2019大会于2019年8月15日在上海成功举办。大会由Cadence中国及东南亚区总经理徐昀致开幕辞，接着由全球总裁Anirudh Devgan向大家介绍Cadence创新的 “智能系统设计（Intelligent System Design）” 战略。图1...
- 1 Nov 2019
Breakfast Bytes: Computational Hardware

Paul McLellan

This is the second part of a three-part series of posts on computation. The first part, Computation and the Data Explosion, appeared yesterday. Nothing is really as complex as a modern SoC. The AMD Zen2 chiplet contains nearly 4 billion transistors...
- 1 Nov 2019
Analog/Custom Design: Virtuoso Video Diary: schTraceNet, a Simple Solution to Complex Questions!

sarahfino

Take probing nets to the next level, define a callback based on the SKILL schTraceNet to answer your own complex questions on a schematic design hierarchy.
- 31 Oct 2019
System, PCB, & Package Design : Sigrity 2019 Release Now Available

SigrityReleaseTeam

The Sigrity 2019 production release is now available for download.
- 31 Oct 2019
Breakfast Bytes: Computation and the Data Explosion

Paul McLellan

Everywhere you look these days, you get told that there is a data explosion going on. A Boeing 787 generates half-a-terabyte of data per flight. Facebook has 2.5 billion users. Five billion videos are watched on YouTube every day. This impacts the s...
- 31 Oct 2019
定制IC芯片设计 : Virtuosity: Automated Device Placement和Routing - Grid生成

Sravasti

该博客是“Automated Device-Level Placement和Routing ”系列的第三个博客，着重强调了遵循网格化的布局和布线方法的重要性。您将看到automated device-level layout流程如何使您以最少的用户输入， device footprint的覆盖范围，层和DRCs，自动得出WSP和行区域。
- 31 Oct 2019
System, PCB, & Package Design : IC Packagers: Welcome to 17.4!

Tyler

It’s here! Less than two weeks ago, on October 18, 2019, Cadence released the 17.4-2019 version of the Allegro product line. This means exciting new features, enhancements, bug fixes, and performance improvements to the tools you depend on to d...
- 30 Oct 2019
Breakfast Bytes: Implementing Automotive Radar on Tensilica Processors

Paul McLellan

The big controversy about sensors in autonomous driving is whether lidar is essential. Radar has improved significantly in resolution and so I like to phrase the question as to whether radar is getting better faster than lidar is getting cheaper. Tod...
- 30 Oct 2019

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.