• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Verification: An Analogy: UVM Is To OVM As SystemVerilog Is To Verilog

    tomacadence
    tomacadence

    In my last blog entry, I implored Accellera to release UVM 1.0 quickly, standardizing OVM 2.1 as is, with full backwards compatibility and without trying to cram overlapping functionaity from VMM into the base. Then they can add new functionality on top of this base, taking good ideas from OVM World Contributions, VMM, in-house methodologies developed by the member companies, etc.

    It occurs to me that Accellera faced…

    • 5 Feb 2010
  • Verification: Tech Tip: Easy Way To Re-Run Using The Same Seed

    teamspecman
    teamspecman

    [Team Specman welcomes back Application Engineer Hilmar Van Der Kooij as this week’s guest blogger]

    Often we want to re-run a simulation with the exact same random seed that was used in the previous one.  Unfortunately far too many people (ok, maybe just me) have used little scraps of paper or sticky notes with random numbers on their desk to carry forward this information.  However, thanks to a tip from some colleagues…

    • 5 Feb 2010
  • System, PCB, & Package Design : What's Good About DEHDL Font Support? The Secret's in The SPB16.3 Release!

    Jerry GenPart
    Jerry GenPart

    Well - it's here! Native font support in Allegro Design Entry HDL (DEHDL)!

    This has been a often requested feature and is particularly important for our mil-aero customers.

    The DEHDL environment has conventionally provided support for vector fonts (6 flavors of basic fonts), where only a single font is supported for displaying all the schematic text objects. However, in real world applications you may require different…

    • 4 Feb 2010
  • SoC and IP: What’s on the Horizon for NAND and DRAM?

    Denali Blog
    Denali Blog

    Young Choi, Guest Blog for Denali Software


    January is a time where lots of planning and forecast are made, with high hopes usually. Semiconductor memory industry, after several years of prolonged downturn, finally started to see some glimpses of recovery lately. Prices are improving, product migrations happening, new process node migration providing production efficiency and hopefully more profitability to the manufacturers…

    • 2 Feb 2010
  • Verification: What Does The History of RTL Adoption Foreshadow For The Future of TLM Methodology Adoption?

    Steve Brown
    Steve Brown
    Cadence is in the vanguard of a movement to a higher level of productivity via the abstraction and automation provided by Transaction Level Modeling (TLM). The industry is motivated to adopt this new methodology by its promise of achieving profitable...
    • 2 Feb 2010
  • Digital Design: Three Reasons to Move to EDI System 9.1

    BobD
    BobD

    We recently announced the 9.1 version of the Encounter Digital Implementation System.  Head over to http://downloads.cadence.com, select your platform and choose EDI91.  Notice that in our download system, we’re calling it EDI as opposed to the former SOC to align with a name change from SoC-Encounter to EDI System that occurred in the 8.1 release.

    I think customers will be interested in three high-level aspects of…

    • 1 Feb 2010
  • System, PCB, & Package Design : Come See TeamAllegro at DesignCon2010

    Maxwell86
    Maxwell86

    A new year means another DesignCon and 2010 is an exciting year for the PCB and IC Packaging team at Cadence – sometimes known as TeamAllegro.

    This year you will find the Cadence booth at an ideal location in the center of the Exhibition floor.  We will have a demo pod dedicated to Allegro and SiP.  We’ll be happy to show you the latest technology around multi-gigabit, DDR3, and power integrity as it works seamlessly…

    • 29 Jan 2010
  • Verification: How Big Is An int?

    jasona
    jasona
    This week I'm taking a break from my series on Android System Verification to talk about something completely different.One of the interesting things about working on Incisive Software Extensions (ISX) is the wide variety of embedded software and...
    • 29 Jan 2010
  • Verification: Low-Power Verification With SystemC - The Great Unknown

    Team genIES
    Team genIES

    Design teams have used C/C++/SystemC reference models for many years and the trend is growing with SystemC synthesis.  At the same time, many teams are adding power-aware structures to their designs and trying to simulate.  So what happens when the models encounter unknowns propagated from shutdown  blocks?

    For the unprepared, the simulation fails.  In most cases. the models were written before low-power simulations were…

    • 28 Jan 2010
  • Verification: A Look Back On 2009 (Before Hazarding Predictions For 2010)

    jvh3
    jvh3

    Before I gaze into a crystal ball and add to the many fine predictions already made for the remaining 11/12ths of 2010 (articles by my colleagues Jack Erickson and Richard Goering are my favorites so far); allow me to review my 2009 predictions against the main verification technology-specific observations that I saw throughout the year.

    Prediction 1: all of the following would become more intense:

    1. 1 billion logic gate…
    • 28 Jan 2010
  • System, PCB, & Package Design : What's Good About SiP Layout ADRC? See For Yourself Using The SPB16.3 Release!

    Jerry GenPart
    Jerry GenPart

    In the SPB16.3 release, the SiP Layout Assembly Design Rules Checker (ADRC) User Interface has been integrated with the Constraint Manager will thereby become consistent with other design rule checks that use Constraint Manager technology.  This also means that exporting the technology file from SiP Layout will save the Assembly Rule constraints to the Allegro technology file for reuse in other designs. 

    Terminology

    …
    • 27 Jan 2010
  • Verification: Why UVM Does Not Equal OVM Plus VMM

    tomacadence
    tomacadence

    In the numerous tweets, blog posts, and online forum discussions on the upcoming Universal Verification Methodology (UVM) standard from Accellera, I have seen a couple of references along the lines of "UVM=OVM+VMM" and that really concerns me. It concerns me because it's not accurate, but it concerns me even more because the very idea doesn't make sense.

    Note that the Accellera decision was specifically…

    • 27 Jan 2010
  • Verification: Methodology Is Important But Language Matters - Part 1

    Ran Avinun
    Ran Avinun
    Historical trends in languagesMany of us have traveled around the world, and while we can often communicate with local people in our own language, we realize it is best to communicate using the local language. It helps to "break the ice" if...
    • 26 Jan 2010
  • SoC and IP: The Evolving Enterprise SSD: Gartner’s Forecasts

    Denali Blog
    Denali Blog

    By Steve Leibson for Denali Software


    The appearance of SSDs into the storage arena is rapidly altering the way large-scale, enterprise-class storage systems are built. Gartner Principal Analyst Sergis Mushell discussed some of these changes at the recent Storage Visions 2010 conference held in LasVegas. Mushell focused on how the introduction of SSDs into the enterprise-class storage device market was reshaping foundation…

    • 25 Jan 2010
  • SoC and IP: SSD Interfaces and Performance Effects

    Denali Blog
    Denali Blog

    By Steve Leibson for Denali Software


    IDC’s Research Director John Rydning and Micron’s Director of SSD Marketing Justin Sykes tackled the merging abilities of fast enterprise-class SSDs and evolving disk interface standards, particularly SATA 6G (also called SATA 6.0) and USB 3.0, while speaking on a panel about the technology of storage during the Storage Visions 2010 conference held early this year in Las Vegas…

    • 25 Jan 2010
  • SoC and IP: SSD and HDD Economic Forecast: Analyst Jim Handy Speaks Out

    Denali Blog
    Denali Blog
    By Steve Leibson for Denali Software

    If you’re waiting for solid-state drives (SSDs) to overtake hard-disk drives (HDDs) as the storage device of choice in computers, servers, and consumer devices then Objective Analysis’ Jim Handy has a message for you: It’s not happening any time soon. Handy’s been following storage trends for many years. He’s tracked the pricing trends of HDDs for a while and SSDs for their short…

    • 25 Jan 2010
  • Verification: Scalability Made OVM The Ideal Choice For UVM

    Adam Sherer
    Adam Sherer

    The popularity of OVM that made it the idea choice for Accellera's UVM is rooted in it's uniquely scalable architecture.  Today's announcement by Mitsubishi Electric and the OVM Advanced Topics tutorial at DVCon are examples of scalability beyond the common SystemVerilog testbench.

    For some verification teams, jumping head-first into the maw of object-oriented programming is daunting.  Object-oriented programming…

    • 25 Jan 2010
  • Analog/Custom Design: Things You Didn't Know About Virtuoso: Options? What Options?

    stacyw
    stacyw

    Recently, I got involved in helping out a customer who had become frustrated using the "stretch" command in the Virtuoso Schematic Editor.  They were posing all kinds of detailed questions about the different options to the command. 

    Options?  The stretch command has options?  You just grab the stuff you want to stretch, select the command, and then you...well, then you stretch.  Oh, wait a minute, I remember now…

    • 25 Jan 2010
  • Verification: Q&A With Nick Heaton: Accelerating Verification Methodology and Tool Adoption

    Team MDV
    Team MDV

    nick.heatonTeamMDV:  Have you ever wondered why EDA Vendors don't make it easier for our customers to learn new techniques and methodologies, or at least provide a solid reference flow to try out new releases of the tools or to be able to compare releases on the same flow?  Well, hold on,  TeamMDV is pleased to tell you about something Incisive has had for a while now to accelerate methodology and tool changes, and its called the…

    • 22 Jan 2010
  • Verification: Tech Tip: Waving Specman Objects in SimVision

    teamspecman
    teamspecman

    Did you know that you can wave Specman objects in IES-XL *and* also save the wave setup for automatically restarting the simulation? If not, this tech tip is for you! Here is the process:

    Step 0 – Once you are happy with your waveform setup, don’t forget the basic step of saving your mix of RTL signals and Specman fields/events using the [File] → [Save] command script menu item in SimVision.

    …
    • 22 Jan 2010
  • SoC and IP: The End of NAND Flash as we Know It: Micron’s Dean Klein and Samsung’s Tony Kim Look at Life After Flash

    Denali Blog
    Denali Blog

    By Steve Leibson for Denali Software


    Today, NAND Flash is king of the semiconductor memories in terms of cost per bit, a position it has held since 2004 or 2005. Consequently, NAND Flash serves as the technology driver for semiconductor processing--a position previously held by DRAM, processors, and FPGAs. The top NAND Flash semiconductor vendors are currently fabricating NAND Flash memories using 3x nm lithography…

    • 21 Jan 2010
  • Digital Design: Encounter Screencast: Editing Wires More Quickly With Bindkeys

    BobD
    BobD

    The Encounter Digital Implementation System offers interactive wire editing capabilities via the Wire Editor.  This is one part of the tool that becomes much easier to use with the help of a few bindkeys.  In particular, I find the "Shift-S" bindkey useful in conjunction with "Auto Query" mode becuase it provides a way to populate the Edit Route form with net name, layer, width, and spacing depending on the object you're…

    • 21 Jan 2010
  • System, PCB, & Package Design : What's Good About SigXp UI Changes? SPB16.3 Has Many New Enhancements!

    Jerry GenPart
    Jerry GenPart

    The SPB16.3 SigXP UI has been enhanced to focus on giving users better access to information already available in SigXp, reducing the number of steps needed to accomplish simple tasks, provide functionality that enable easy data manipulation and provide better setup and default for an improved out of the box user experience.

    In addition to those enhancements, a new layer stack approach has been added to SigXp, similar…

    • 20 Jan 2010
  • Digital Design: Sometimes It's The Little Things: Working With Square Brackets in Encounter

    BobD
    BobD

    Good news! A long-standing source of irritation for Encounter users has been addressed in our 8.1.USR1 release.  You might not have noticed it if you've grown accustomed to backslash-escaping square brackets in object names.

    For example:
    selectNet DTMF_INST/RESULTS_CONV_INST/nbus_544[0]

    In 7.1, if you tried to select a net with this syntax you'd get the following as the TCL interpreter treated the contents within the…

    • 15 Jan 2010
  • Verification: Android System Verification Part 6

    jasona
    jasona
    Welcome to Part 6 of Android System Verification. It's getting hard to trace back to the previous articles, so here is a complete list of links:Part 1     Part 2     Part 3     Part 4     Part 5Last time I ...
    • 15 Jan 2010
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information