Find Other Members ►

Get email delivery of the Cadence blog (individual posts).

Community

Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

Breakfast Bytes: What's For Breakfast? Video Preview November 27th to December 1st 2017

Paul McLellan

https://youtu.be/AMMOBeri5E8 Coming from building 10 fussball table (camera Sean) Monday: What's the Difference Between MOESI and MESI? Cache-Coherence for Poets Tuesday: CCIX Update: TSMC, Xilinx, Cadence, Arm...and Jasper Wednesday: Chips...
- 20 Nov 2017
Breakfast Bytes: The Alto: The Machine That Changed the World

Paul McLellan

The Machine That Changed the World is actually the title of a well-known book about the history of Toyota's lean manufacturing and the importance of the automobile industry (and is fascinating in its own right). Something that changed the wo...
- 20 Nov 2017
Breakfast Bytes: CASPA Fuses AI and Semiconductor

Paul McLellan

CASPA is the Chinese American Semiconductor Professional Association. Once a year they have their annual conference and dinner banquet. I ended up getting involved with them a few years ago when I stepped in with 24-hours' notice to moderate a pa...
- 17 Nov 2017
Academic Network: Cadence Academic Network Lead Institutions

Zaidan

Introduction Many suggestions were spinning around the globe, many ideas are being presented, many meetings are being made about how to strengthen customer relationship with the company, how to make the customer see that he is an active part in the c...
- 17 Nov 2017
The India Circuit: Would You Let Your Child Ride in an Autonomous Car?

Madhavi Rao

DVCon is one of the premier conferences WW for design and verification. The DVCon India show has grown significantly over the last 4 years of its existence and this year’s edition was as vibrant as previous years. Cadence’s Apurva Kalia g...
- 16 Nov 2017
Analog/Custom Design: Dealing with AOCVs in SRAMs

Priyab

Systems on Chip, or SoCs as they’re more commonly called, have become increasingly more complex, and incorporate a dizzying array of functionality to keep up with the evolving trends of technology. Today’s SoCs are humongous multi-billion-gate designs with huge memories to enable complex and high-performance functions that are executed on them. It is quite common to have about 40% of an SoC’s real estate used for Static…
- 16 Nov 2017
Breakfast Bytes: Foundry Roadmaps: Intel, Samsung

Paul McLellan

I definitely had cognitive dissonance at the ARM foundry talks at TechCon. The first thing was that the organizer of the sessions was Kelvin Low. Since he was the marketing guy for Samsung Foundry until summer before joining Arm as their VP of market...
- 16 Nov 2017
Verification: Slaying the Gate-Level Simulation (GLS) Dragon: Your Knight Is Here!

XTeam

Even today, gate-level simulation is still a major signoff step for most semiconductor projects. However, those simulations can take days or weeks to run. A bug that causes a rerun of a gate regression can push a tapeout for weeks—but help is on the way!

The app note for gate-level simulation (GLS) methodology was released on November 11, 2017. It aims to showcase new methods and simulator-use models that make GLS…
- 15 Nov 2017
Breakfast Bytes: What's For Breakfast? Video Preview November 20th to 22nd 2017

Paul McLellan

https://youtu.be/aLx0C8H6qt8 Coming from Second Harvest Food Bank, San Jose (camera Sean) Monday: The Alto: The Machine That Changed the World Tuesday: The Alto—Forty Years On Wednesday: What You See Isn't What You Get Thursday: Happy...
- 15 Nov 2017
Breakfast Bytes: IEDM Preview 2017

Paul McLellan

Every December is IEDM, the IEEE International Electron Devices Meeting (IEDM). This year it is the 63rd, which partially explains the odd name. When it started, an "electron device" was a vacuum tube (we call them valves in England) a...
- 15 Nov 2017
Whiteboard Wednesdays: Whiteboard Wednesdays - Simplifying Fault Injection Simulations for Functional Safety Verification

References4U

In this week's Whiteboard Wednesday, YJ Patil answers the "What", "Why", and "How" of fault injection simulations for automotive designs.

https://youtu.be/oSI-Omtggl8
- 14 Nov 2017
Breakfast Bytes: Jasper User Group 2017

Paul McLellan

This year's Jasper User Group (JUG) took place on 7th November. It was the 10th JUG, and the 4th since Jasper was acquired by Cadence. I consulted for Jasper before I worked for Cadence, and so I took the opportunity to turn up (straight from CDNLive...
- 14 Nov 2017
Breakfast Bytes: How's Technology in Israel?

Paul McLellan

Last week was the last CDNLive of 2017 (cats have nine lives, Cadence had nine CDNlives this year). CDNLive Israel was all day last Monday. That's actually the second day of the week there, since the weekend is Friday and Saturday, and Sunday is a no...
- 13 Nov 2017
Learning and Support: Using Search Filters to Improve Search Results on support.cadence.com

Sachin Nagpal

While using any search engine, you might often feel there is too much information or too many results and wish to narrow down results. All search engines may not provide such an option, but Cadence Support Portal search provides an extensive list of ...
- 12 Nov 2017
Analog/Custom Design: Virtuosity: All New XStream In - The Translation Expressway

Sucharita

A layout design has to go through several iterations and multiple data exchanges across tools for different types of processing during the designing process. At each stage, a large-sized, hierarchical layout needs to be imported into Virtuoso. Therefore, you need a translation tool that is fast and reliable. The new IC617/12.2 XStream In translator with its latest performance upgrades ensures this and a lot more. Read…
- 10 Nov 2017
Breakfast Bytes: Arm Security Manifesto...and Krack

Paul McLellan

The Internet of Things (IoT) could be a big number...20 billion things... 50 billion things... or Arm's favorite number all week at TechCon, a trillion things. Or it could be a lot closer to zero if people don't trust the things in the first place....
- 10 Nov 2017
Digital Design: How to Measure and Improve Design Regularity for Better Yield

Philippe Hurat

The following post is an excerpt of “Methodology for Analyzing and Quantifying Design Style Changes and Complexity using Topological Patterns” that Jason Cain, Principal Member of the Technical Staff with AMD gave earlier at the SPIE...
- 9 Nov 2017
Breakfast Bytes: Social Engineering

Paul McLellan

The biggest weakness in security are the people. It is almost never the encryption algorithms themselves, or anything technical like that. Last year, Science Daily reported that many people will apparently give out their passwords for chocolate:

...
- 9 Nov 2017
System, PCB, & Package Design : How to Be Sure Your PCB Design Is Protected from ESD Events

Sigrity

One way to determine if your design can withstand an electro-static discharge (ESD) event is to test it in the lab with an ESD gun. It might work. But it might not. If it does not, it is going to be a time consuming and expensive process to find a wa...
- 8 Nov 2017
Verification: Adding Annotations in Your e Code

teamspecman

If you have had a chance to work with languages like Java or C#, you might have come across Annotations. Since the Specman 17.10 version, annotations have become part of the e language! (See Java annotation and Basic Introduction to Data Annotation in .Net Framework.)

What are annotations? Annotations are a form of metadata that provides information about an entity in your code. However, they have no direct effect on…
- 8 Nov 2017
The India Circuit: The Exciting New Product Launched at CDNLive India 2017

Madhavi Rao

One of the highlights at CDNLive India 2017 that was held in September was the launch of the new memory characterization solution from Cadence called the Legato Memory Solution.

I had a chance to speak to Dr. Vinod Kariat, Corporate VP of R&D at Cadence...
- 8 Nov 2017
Breakfast Bytes: Simon Segars: It's the Security, Stupid

Paul McLellan

Simon Segars opened the second day of Arm TechCon (or for exhibitors who didn't notice the first day since they were setting up, the first day). Simon, of course, is the CEO of Arm, although Arm is no longer a public company since Japan's SoftBank...
- 8 Nov 2017
Breakfast Bytes: What's For Breakfast? Video Preview November 13th to 17th 2017

Paul McLellan

https://youtu.be/Ar6PcH48DNo

Coming from David Intercontinental Tel Aviv (camera Natalie)

Monday: CDNLive Israel

Tuesday: Jasper User Group

Wednesday: IEDM Preview

Thursday: Arm TechCon Foundry Afternoon

Friday: CASPA: AI and Semiconductor

www...
- 7 Nov 2017
Whiteboard Wednesdays: Whiteboard Wednesdays - A Practical Approach to Failure Modes, Effects, and Diagnostic Analysis (FMEDA)

References4U

In this week's Whiteboard Wednesday, John MacLaren explains the steps required for Failure Modes, Effects, and Diagnostic Analysis (FMEDA) in automotive designs and the specific practices incorporated for Cadence DDR IP.

https://youtu.be/ef-IuDKXf0E
- 7 Nov 2017
Breakfast Bytes: October Revolution

Paul McLellan

Today is the 100th Anniversary of the October Revolution in Russia. But wait, isn't it November? Indeed it is, but back in 1917, Russia still had not switched from the Julian to the Gregorian calendar. Most European countries had done so a long time before...
- 7 Nov 2017

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.