• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • System, PCB, & Package Design : Why Move Up to Allegro 17.2-2016? Advanced Flex and Rigid-Flex Design Support (Reason 1 of 10)

    JimFrey
    JimFrey

    Photograph showing example rigid-flex design hardware

    Why Rigid-Flex?

    For nearly all applications, customers continue to demand smaller, lighter, and more cost-effective products. Competitive pressures also force designers to bring these new products to market at an ever-increasing rate. Designers can deploy flexible PCB materials (flex/rigid-flex) to meet challenging form-factor requirements, eliminate connectors, and improve performance.

    Rigid-Flex Stack Design Graphic
    What New Techniques are Available…
    • 28 Jul 2016
  • Breakfast Bytes: IEDM, New This Year

    Paul McLellan
    Paul McLellan

      It might seem a bit premature to be talking about IEDM since it isn't until December. But the deadline for submissions has been extended this year to August 10 (so still just a couple of weeks away). Why? As this year's publicity chair, Martin Giles,...

    • 28 Jul 2016
  • Breakfast Bytes: Gimme a G...Gimme a 3...Whatcha Got?...DSP

    Paul McLellan
    Paul McLellan

    Breakfast Bytes logoToday at the Linley Mobile and Wearables Conference in Santa Clara, Cadence is announcing the latest Tensilica DSP. The Tensilica® Fusion G3 is a multi-purpose low-power DSP targeted at mobile and other markets. Usually when we design a new processor...

    • 27 Jul 2016
  • System, PCB, & Package Design : Cadence Online Support—Empowering Learning! New Learnings—Sigrity 2016

    Jasmine
    Jasmine

    Cadence Online Support Features

    Setting up ‘My Alerts”

     
    The My Alerts section displays a count of the new content items added.  This is generated taking into account your notification, search and technology platform selections.

    You can click the link to view the list of new content in a search results page.

    Use My Support - What's New to explore the new features of Cadence Online Support (COS).


    Sigrity…

    • 26 Jul 2016
  • Whiteboard Wednesdays: Whiteboard Wednesdays - Introduction to the New Tensilica Fusion G3 DSP

    References4U
    References4U

    In this week's Whiteboard Wednesdays video, Paul Garden provides an introduction to the new Tensilica Fusion G3 DSP for automotive, mobile, industrial, and general embedded DSP applications. He’ll discuss the main features of the Fusion G3 DSP, highlight some of the target applications, and provide a quick overview of some of the key software deliverables. The Fusion G3 is a multi-purpose fixed- and floating-point DSP…

    • 26 Jul 2016
  • Breakfast Bytes: Pathfinding Beyond 5nm

    Paul McLellan
    Paul McLellan

     One of the most interesting sessions that I attended at SEMICON West the week before last was titled Pathfinding Beyond 5nm. This was moderated by David Hemker, the CTO of Lam Research.

    An Steegen, imec

    The first speaker was An Steegen of imec. She...

    • 26 Jul 2016
  • Breakfast Bytes: CDNLive India

    Paul McLellan
    Paul McLellan

     CDNLive India is coming up on August 9th and 10th in Bengaluru. I will be there and so Breakfast Bytes will be covering some of what goes on there. It is not my first trip to India or even to Bengaluru (although it was still called Bangalore back then...

    • 25 Jul 2016
  • System, PCB, & Package Design : Cadence Online Support—Empowering Learning! New Learnings from June 2016

    Jasmine
    Jasmine
    Cadence Online Support Features 

    "You might also be interested in” Section

    “You might also be interested in” section in Cadence Online Support (COS) section is present immediately under the document being displayed.

    This provides links to additional material that might be of interest to you. The links are generated dynamically on the basis of the current document being read.

      Rapid Adoption…
    • 22 Jul 2016
  • System, PCB, & Package Design : Cadence Online Support – Empowering Learning! New Learnings - February, March 2016

    Jasmine
    Jasmine

    Cadence Online Support Features

    “Most Popular”:  This section displays content items based on your “search” and technology platform selections.

    Use My Support - What's New to explore the new features of Cadence Online Support (COS).

    Product Manuals
    You can access product manuals for all the supported releases. Have you checked out Sigrity 2016 documents yet? If not, click here ……

    • 22 Jul 2016
  • System, PCB, & Package Design : What’s Good About PSpice.com? You’ve Got to See This New Resource Site!

    Jerry GenPart
    Jerry GenPart

    PSpice.com is a new user-community web portal that lets designers, partners, and students access materials related to PSpice® analog and mixed-signal simulation and analysis in one central location.

    “The PSpice web portal and community is a good resource for any analog or mixed-signal engineer creating an electronic design,” said Makram Mansour, Ph.D., WEBENCH Manager at Texas Instruments. “Within the www.PSpice…

    • 22 Jul 2016
  • Breakfast Bytes: System-Level Functional Verification and Power Analysis

    Paul McLellan
    Paul McLellan

     With DAC and other events during May and June, I am only now wrapping up stuff I wanted to write about from EDPS in Monterey. Cadence's T.C.Lin presented about the importance of system-level power and ended up with a recipe of how to do it.

    I won...

    • 22 Jul 2016
  • System, PCB, & Package Design : 10 Top Reasons to Move Up to Allegro 17.2-2016 Release

    hemant
    hemant

    The Allegro 17.2-2016 release, the largest in the past 10 years, became available in late April 2016. Since 17.2-2016 includes a database change that usually happens with a dot zero release, many of you may be wondering when the right time to migrate to this new release is.

    Included below is an overview of the Top 10 reasons to move up to the Allegro 17.2-2016 release, so that you can better understand the value of each…

    • 21 Jul 2016
  • Breakfast Bytes: 200mm Fabs Awaken

    Paul McLellan
    Paul McLellan

     450mmModern fabs use 300mm (12") wafers. Older fabs have used 200mm (8") wafers since the early '90s, starting with IBM Fishkill's pilot with Siemens to build 64Mb DRAM in 1990. Before that, we had 5" wafers (150mm), and if you go back far enough in history...

    • 21 Jul 2016
  • SoC and IP: Needs of Energy-Efficient Networking While Using 10 Gigabit Ethernet

    Steve Brown
    Steve Brown

    Growing deployment level of 10 Gigabit Ethernet in datacenters and automotive infotainment is driving the demand and the connectivity needs of a broad range of high-end, energy-efficient networking and computing applications.

    Energy-efficient networking in server area basically means elimination of packet loss, server virtualization with support for several applications and operating systems on a server; all by defining…

    • 20 Jul 2016
  • Verification: Doing Away With the Docking Station

    Priyab
    Priyab

    My docking station with the rat’s nest of wires dangling from behind it could be going the way of the Dodo bird soon, thanks to USB Power Delivery (PD) protocols and USB Type-C connectors.

    The traditional docking station that we all know and hate, typically looks something like the picture below.

    This is a photo of my docking station at work. These docking stations have 3 main problems:

    1. There is a mess of…
    • 20 Jul 2016
  • System, PCB, & Package Design : What's Good About Allegro PCB Editor Snake Router? The 16.6-2015 Release Has Several New Enhancements!

    Jerry GenPart
    Jerry GenPart

    With the 16.6-2015 Allegro PCB Editor release, the Snake pattern router can be enabled from the context menu of the Add Connect command. This functionality provides the ability to route through hex pattern packages utilizing arc routing, which has been greatly improved compared to the existing prototype pattern generator. Simply enable Snake mode via the RMB and Add Connect will detect a hex pattern pin/via field and…

    • 20 Jul 2016
  • Breakfast Bytes: Economic Uncertainty, the Global Economy and Semiconductors

    Paul McLellan
    Paul McLellan

    Breakfast Bytes logoThe Monday before SEMICON West starts, there are two events that run in parallel in the Marriott Hotel. One is imec's US technology forum. Since I already attended the two-day version in Brussels, and wrote about it over the last couple of months, I attended...

    • 20 Jul 2016
  • Analog/Custom Design: IEEE Recognition of Cadence Software at DAC 2016

    NewYorkSteve
    NewYorkSteve

    Cadence was awarded with the IEEE Donald O. Pederson Best Paper Award—EDA’s most prestigious recognition of its kind—for the best paper published in IEEE Transactions on CAD over the past two years. 

    The paper, “Fast Statistical Analysis of Rare Circuit Failure Events via Scaled-Sigma Sampling for High-Dimensional Variation Space”, was part of a collaboration with Carnegie Mellon University.…

    • 19 Jul 2016
  • Whiteboard Wednesdays: Whiteboard Wednesdays—Applying Deep Learning to Our Daily Lives

    References4U
    References4U

    In this week's Whiteboard Wednesdays video, Samer Hijazi discusses bringing deep learning to embedded devices.

    https://youtu.be/1bi9Cg0tp6o

    • 19 Jul 2016
  • Breakfast Bytes: Linley Mobile Conference...and That ARM Deal

    Paul McLellan
    Paul McLellan

    Breakfast Bytes logoarm softbankThis year's Linley Mobile and Wearables Conference is coming up next week on July 26 and 27 in the Hyatt in Santa Clara. I'm sure Linley Gwenap is furiously rewriting his keynote on the mobile industry in the light of Softbank's acquisition of ARM, announced...

    • 19 Jul 2016
  • SoC and IP: PCI Express Trends and News at PCI-SIG 2016

    Steve Brown
    Steve Brown

    PCI-SIG Developers Conference 2016 is now history, taking place at the Santa Clara Convention Center at 28th-29th June, once again proving it’s not an event you want to miss. With PCIe 4.0 standard maturing, we’re seeing a lot of action in the market, though there are questions that have to be answered. 

    There were questions about PCIe 5.0, and though it will become an important project, the SIG wisely is…

    • 18 Jul 2016
  • Breakfast Bytes: Softbank Buys ARM for $32B

    Paul McLellan
    Paul McLellan

      Over the weekend it seems that Softbank has closed a deal to acquire ARM Holdings (what we in the industry simply think of as ARM) for an all-cash deal for around $32B. The deal is expected to be formally announced on Monday, but since the Wall Street...

    • 17 Jul 2016
  • Breakfast Bytes: The Future of Neural Networks...and Our Robot Overlords

    Paul McLellan
    Paul McLellan

     Chris Rowen, the CTO of the Cadence IP group, wrapped up the recent seminar in Las Vegas (see Breakfast Bytes for the last three days) by giving a vision for the future of neural networks and deep learning.

    The technology is advancing fast but there...

    • 15 Jul 2016
  • Academic Network: Meet the Winners of Tensilica Xtensa Embedded DSP Design Contest India 2016

    susarla
    susarla

    CAN logo

    The winners of the Tensilica Xtensa Embedded DSP Design Contest have been announced! The winning team members from CMR Institute of Technology, Bengaluru and Bangladesh University of Engineering and Technology, Dhaka received a HTC Desire 620G mobile...

    • 14 Jul 2016
  • Breakfast Bytes: Hierarchical Neural Networks

    Paul McLellan
    Paul McLellan

     The German Traffic Sign Benchmark actually has the signs divided into groups: speed limits, danger signs, and so on. It turns out that humans make far fewer errors between groups than within groups. They might mistake a 30kph speed limit sign for an 80kph...

    • 14 Jul 2016
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information