• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Verification: Fine Tuning of Coverage Model Definition

    teamspecman
    teamspecman

    Functional Coverage is one of the main means to measure the quality and progress of the verification project. We define coverage models, run semi-random tests, and every once in a while analyze the coverage report to decide “are we there yet?”.

    When talking about “coverage closure”, people tend to talk about generation, how we create the data that will fill the coverage. In this blog, we discuss the definition…

    • 14 Jul 2016
  • Academic Network: Cadence Academic Network in Poland

    Anton Klotz
    Anton Klotz

    CAN logo

    Poland is a country with long tradition in microelectronics education and research. During the time of Iron Curtain when the universities were controlled by the government, the AGH University in Cracow was responsible for building microelectronic circuits...

    • 13 Jul 2016
  • Academic Network: PRIME and SMACD Conferences in Lisbon

    Anton Klotz
    Anton Klotz

    Cadence Academic Network is supporting for years PRIME (PhD Research in Microelectronics and Electronics) and SMACD (Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design) conferences, so we were quite happy that both...

    • 13 Jul 2016
  • Breakfast Bytes: How to Optimize Your CNN

    Paul McLellan
    Paul McLellan

     Convolutional neural nets (CNNs) are not programmed in the traditional sense, but rather they are trained. The challenge to doing this is that you need a lot of good data which is already classified as the training material.

    The process is not that different...

    • 13 Jul 2016
  • Academic Network: Students from Pohang University of Science and Technology Visit Cadence Headquarters

    susarla
    susarla

     My team recently had the privilege of hosting first year undergraduate students aka soon-to-be brilliant engineers from Pohang University of Science and Technology (POSTECH), Korea. On June 27 at 10 AM, a group of 35 engineering students and two professors...

    • 12 Jul 2016
  • Academic Network: DAC: A Glimpse of the Future Innovators

    susarla
    susarla

     Hope you read my previous blog on Cadence Academic Network sponsoring all the student activities and sponsorships at DAC this year. More than 100 students from around the world received the travel grants (sponsorships) and travelled to DAC Austin this...

    • 12 Jul 2016
  • Whiteboard Wednesdays: Whiteboard Wednesdays - Gauging Signal Quality Using Eye Diagrams

    References4U
    References4U

    In this week's Whiteboard Wednesdays video, Chung Huang summarizes his presentation from CDNLive Silicon Valley on gauging quality of signals using the eye diagram. To view his CDNLive presentation, please go to: https://www.cadence.com/cdnlive/na/2016/Pages/proceedingssummary.aspx. Refer to session DES204: Complexities in Developing a High-Performance DDR Subsystem at 3200Mbps on 16FF+.

    https://youtu.be/kfCReND…

    • 12 Jul 2016
  • Breakfast Bytes: Power-Efficient Recognition Systems for Embedded Applications

    Paul McLellan
    Paul McLellan

     Neural networks are hot. Las Vegas is hot, too. And there is a connection. In late June, one of the major conferences for the field, Computer Vision and Pattern Recognition (CVPR), is held there. On the Sunday before, Cadence ran a half-day training course...

    • 12 Jul 2016
  • Breakfast Bytes: Last Chance to See Tsukiji Fish Market

    Paul McLellan
    Paul McLellan

     tsukijiThis doesn’t have much to do with Cadence or semiconductors. It has a lot to do with Japan, but Japan isn’t the force it used to be in semiconductors. They have gradually rolled a lot of their semiconductor companies up into Renasas, and their DRAM operations...

    • 4 Jul 2016
  • SoC and IP: How to Create a Working IoT Sensor in One Month

    Steve Brown
    Steve Brown

    Cadence and ARM have created an IoT IP reference sub-system that can speed system development, enabling rapid prototyping and reducing time to market. The sub-system contains a processor and a set of peripherals that are typical for IoT sensors, giving a design team access to required functionality. Thus, the engineering effort is spent configuring the system, connecting the data stream to the cloud, and developing the…

    • 28 Jun 2016
  • Whiteboard Wednesdays: Whiteboard Wednesdays—Optimizing Neural Networks

    References4U
    References4U

    In this week's Whiteboard Wednesdays video, Chris Rowen discusses optimizing neural networks for low-energy and high-throughput applications.

    https://youtu.be/AY2944-dyr8

    • 28 Jun 2016
  • System, PCB, & Package Design : Cadence Sigrity SystemSI Technology Highlighted at CDNLive SV 2016

    TeamAllegro
    TeamAllegro

    This year’s CDNLive Silicon Valley developer conference had more than 125 presentations from 12 different technical tracks. More than 25 exhibitors participated in the Designer Expo.

    The IC Packaging/Signal Integrity/Power Integrity track featured customer papers on co-design as well as signal, power, and thermal integrity. With the challenge of creating final products as quickly and as efficiently as possible…

    • 27 Jun 2016
  • Breakfast Bytes: Pieter Vorenkamp and IP at Cadence

    Paul McLellan
    Paul McLellan

     Pieter VorenkampPieter Vorenkamp is the new(ish) senior VP and general manager of the semiconductor IP group here at Cadence. With both of us traveling a lot last month, it took about a dozen attempts to find a slot when we could talk, but the only slot was on my way...

    • 27 Jun 2016
  • Breakfast Bytes: An Steegen's Secrets of Semiconductor Scaling

    Paul McLellan
    Paul McLellan

     If you were asked where in the world the most leading-edge semiconductor research is done, you'd probably pick the US or perhaps Taiwan. But the real answer is Belgium. Not even Brussels, but Leuven, a small town about 15 miles to the east where imec...

    • 24 Jun 2016
  • Breakfast Bytes: Designing for the Cloud

    Paul McLellan
    Paul McLellan

     At the recent GSA silicon summit, there was a panel session on designing for the cloud. The panel was moderated by Linley Gewennap of the Linley Group. The panelists were Ivo Bolsoens, the CTO of Xilinx, Ian Ferguson from ARM, and Stephen Pawlowski of...

    • 23 Jun 2016
  • Whiteboard Wednesdays: Whiteboard Wednesdays—Ubiquitous USB Interface Evolution

    References4U
    References4U

    In this week's Whiteboard Wednesdays video, Arif Kahn details the evolution of the USB interface from USB 1.0 to today's latest USB Type-C interface.

    https://youtu.be/x4RFNG1vdWs

    • 22 Jun 2016
  • Breakfast Bytes: Security for IoT Is a Requirement, Not a Choice

    Paul McLellan
    Paul McLellan

     IoT watchIt is hard to attend any sort of meeting to do with semiconductors without hearing about the Internet of Things (IoT), and probably the hottest subtopic is IoT security. Some devices will contain our health data, some are dangerous. Even the apocryphal...

    • 22 Jun 2016
  • Verification: Why Do We Need a Verification Language?

    teamspecman
    teamspecman

    This month, we celebrate the 20th anniversary of Specman’s introduction to the public—at DAC 1996 in Las Vegas. This introduction was not simply of a new tool—it was the introduction of a new concept. Specman included e, and thus, with that introduction, the first Hardware Verification Language was born.

    Many of you, I suspect, were still in high school in the 1990s. You would be amazed if you saw some…

    • 21 Jun 2016
  • Academic Network: What Was on Offer at European Test Symposium (ETS) 2016 in Amsterdam?

    ChristinaB
    ChristinaB

    CAN_logoIEEE European Test Symposium (ETS) is the largest event in Europe committed to presenting and discussing scientific trends, emerging results, hot topics and applications in the area of electronic-based circuits and system testing. ETS’16 which took place...

    • 21 Jun 2016
  • Academic Network: Students From Tianjin University in China Visit Cadence Sophia

    susarla
    susarla

     Back in May, Professor Gilles Jacquemod and 9  engineering students from Tianjin University who are currently visiting Sophia-Antipolis engineering school stopped by the Cadence office in Sophia, France.The students have been selected to participate in...

    • 21 Jun 2016
  • Breakfast Bytes: Gary Patton: What's Next? Markets and Technology

    Paul McLellan
    Paul McLellan

     gary pattonOne of the keynotes at the imec technology forum last month was by Gary Patton, the CTO of GLOBALFOUNDRIES. I reminded him in the evening event at the Magritte museum that he'd done an interview with me last year that had gone viral inside GLOBALFOUNDRIES...

    • 21 Jun 2016
  • SoC and IP: Can You See Me? Putting Neural Networks in Everyday Devices

    IPGuy
    IPGuy

     Neural networks have become very popular today due to their use in leading-edge technology like deep learning machines, artificial intelligence, and virtual reality. Neural networks offer a powerful way to extract meaning in recognizing objects and actions within a visual stream. It's a topic with a lot of buzz today, and as the use of it becomes more and more pervasive, it’s just a matter of time before the devices we…

    • 20 Jun 2016
  • SoC and IP: The PCIe 4.0 Era Continues at PCI-SIG Developers Conference 2016

    Steve Brown
    Steve Brown

    PCI-SIG is a leading event in cloud infrastructure transformation, which is markets all over the world. We see a lot of market forces at work, creating urgency for PCIe Gen4 dynamics. Designers, system architects, engineers and engineering managers will be the driving force behind another PCI-SIG event. Taking place on June 28-29 2016 at the Santa Clara Convention Center, California, this prestigious event is filled with…

    • 20 Jun 2016
  • Academic Network: CDNLive EMEA: An Intern's Perspective

    ChristinaB
    ChristinaB

    CANCDNLive EMEA is often cited as the most exciting event of the year for Cadence. This being the first time I would be attending any CDNLive, I was eager to see for myself if this was true and I must say in retrospect, that all my expectations were met...

    • 20 Jun 2016
  • Breakfast Bytes: 99.7% of Transistors Manufactured Are Memory

    Paul McLellan
    Paul McLellan

      magritte pipe dessertI was in Brussels a couple of weeks ago to attend imec's annual technology forum. One of the keynotes on the first morning was from Wally Rhines, Mentor's CEO, entitled Extending Semiconductor Cost Reduction Another 20 Years. As Gordon Moore himself...

    • 20 Jun 2016
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information