• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Breakfast Bytes: TSMC Technology Symposium: Process Status

    Paul McLellan
    Paul McLellan

     At the recent TSMC Technology Symposium, various speakers gave details of the various TSMC processes. Since the rules of the technology symposium are that you can take notes but not record the presentation, nor photograph anything (and they don't hand...

    • 21 Mar 2016
  • Academic Network: Tensilica Day in Hanover

    Anton Klotz
    Anton Klotz

     The idea to have a Tensilica Day at University of Hanover was born during CDNLive EMEA 2015. Professor Holger Blume, whose team has a lot of experience using Tensilica, offered to help us, to organize the event at his facilities and invite all universities...

    • 18 Mar 2016
  • SoC and IP: DDR/LPDDR 4/3 Combo PHY in TSMC 28HPC Silicon Proven at 2400 Mbps

    Steve Brown
    Steve Brown

    Back in October we announced the TSMC 28HPC tapeout of our DDR/LPDDR 4/3 Combo PHY. Since then we have made great progress with customers, and our own silicon bring up. Most recently, the combo PHY IP is brought up in our lab and running at 2400 Mbps.

    Many price sensitive consumer products continue to leverage 28nm technology for affordable high performance and low power consumption. Originally announced at Memcon 2014,…

    • 18 Mar 2016
  • Breakfast Bytes: TSMC Technology Symposium: Four Strategic Markets

    Paul McLellan
    Paul McLellan

      When Willie Sutton was asked by the judge why he kept robbing banks, he said "because that's where the money is." Actually he denied ever having said it (although if someone accused me of making such a great epigrammatic quote, I'd run with it). Anyway...

    • 18 Mar 2016
  • Breakfast Bytes: Dark Silicon: Not a Character from Star Wars

    Paul McLellan
    Paul McLellan

     Dark Silicon may sound like a character from the latest Star Wars movie, but it actually refers to limitations on power on large SoCs, which makes it increasingly difficult to power up the whole chip at the same time.

    For years, we took advantage of...

    • 17 Mar 2016
  • Breakfast Bytes: EDAC Becomes...You Have to Be There to Be the First to Know

    Paul McLellan
    Paul McLellan

    EDAC logoBreakfast BytesWhen Bob Smith took over as the Executive Director of EDAC, I called him up and one of the things that we discussed was broadening its scope. There were two ways in which EDAC is very narrowly focused, one is geographical and one is EDA-centricity. It...

    • 16 Mar 2016
  • Whiteboard Wednesdays: Whiteboard Wednesdays—Implementation of Higher Speed PCIe Gen4 IP

    References4U
    References4U

    In this week's Whiteboard Wednesday's video, Gopi Krishnamurthy highlights how Cadence implements the higher speeds of PCI Express (PCIe) Gen4 into the PCIe controller and PHY IP.

    https://youtu.be/jdzBLPa_X70

    • 15 Mar 2016
  • Breakfast Bytes: The Economist on the End of Moore's Law

    Paul McLellan
    Paul McLellan

    economist "The number of people predicting the end of Moore's Law doubles every two years." It's a good joke that I had forgotten until Friday when I read the Economist, the magazine that insists on calling itself a newspaper. I have been a subscriber since before...

    • 15 Mar 2016
  • Breakfast Bytes: A Brief History of Cadence: The Solomon-Costello Era

    Paul McLellan
    Paul McLellan

     Cadence has grown from a small startup to a $1.7B corporation. Its history includes companies that have come under the Cadence fold, to help drive Cadence's growth in those early days and also provide underpinning key technologies that the company continues...

    • 14 Mar 2016
  • System, PCB, & Package Design : Designing a New Component from Scratch Inside Your Layout Environment

    ICPackagingPro
    ICPackagingPro
    Have you ever needed to build a component with a custom, complex pin pattern? Have you ever wanted to do so within the context of the substrate you’re working on (or, for that matter, needed to build a custom package based on a set of dies you ...
    • 11 Mar 2016
  • Breakfast Bytes: Tensilica Has Its Own Track at CDNLive Silicon Valley

    Paul McLellan
    Paul McLellan

      Tensilica products are a bigger business than many people realize. The product line is #1 in DSP IP licensing revenue (since 2012) and is #2 in royalty-bearing licensable processors. 225 separate companies have licensed the technology, and they have created...

    • 11 Mar 2016
  • Breakfast Bytes: DVCon Keynote: the Past and Future of Verification

    Paul McLellan
    Paul McLellan

    Breakfast BytesLast week was DVCon, the design and verification conference. Despite the D standing for design, DVCon is really the main conference focused on verification. The keynote on Verification: Past, Present, and Future was given by Wally Rhines, the CEO of Mentor...

    • 10 Mar 2016
  • Breakfast Bytes: EDA in the Cloud: Stormy Weather

    Paul McLellan
    Paul McLellan

    Breakfast BytesSoC design groups don't do clouds. True, they take advantage of some of the underlying technology by running their own server farms, sometimes called internal clouds. But they don't take advantage of the economies of scale, and the accompanying cheap...

    • 9 Mar 2016
  • Whiteboard Wednesdays: Whiteboard Wednesdays - Reusable Data-Driven Verification Using TLM 2.0

    References4U
    References4U

    In this week's Whiteboard Wednesdays, Zeev Kirshenbaum describes a method for creating protocol-independent stimulus using verification IP along with SystemVerilog TLM 2.0 extensions.  This makes interface verification faster and easier.

    https://youtu.be/3-7a4JKMcvc

    • 8 Mar 2016
  • System, PCB, & Package Design : What's Good About the Latest PSpice? The 16.6-2015 Release Has Several New Enhancements!

    Jerry GenPart
    Jerry GenPart

    The 16.6-2015 PSpice release has several new features and capabilities:

    VBIC Support Added in PSpice

    In case of early effect, quasi-saturation, temperature modeling, avalanche multiplication, and so on, VBIC, a bipolar junction transistor (BJT) model, can be used instead of the SPICE Gummel-Poon (SGP) model for better modeling than SGP.

    Beginning with the 16.6-2015 release, a new Q device, which is a npn-type BJT model…

    • 7 Mar 2016
  • Breakfast Bytes: Turing Award; Google's First Crash

    Paul McLellan
    Paul McLellan

     diffie hellmanTuring Award 2016

    The highest award in computer science, sometimes referred to as the Nobel prize of CS, is the Turing award. It is named for the English computer scientist Alan Turing, who was one of the key contributors to the codebreaking at Bletchley...

    • 4 Mar 2016
  • SoC and IP: The most powerful feature of USB Type-C – Power Delivery

    Jacek Duda
    Jacek Duda

    One thing that all mobile electronics devices have in common is that they all need to be charged. Over the years, despite the evolution of battery technology, the time between charges has become dramatically shorter. Just like our grandparents remember the good old days when a date was set with a telephone dial, all of us have memories of our Nokia phone lasting a week before it needed to connect the charger. And our…

    • 3 Mar 2016
  • Breakfast Bytes: Automatic Testbench Assembly

    Paul McLellan
    Paul McLellan

     Every so often there is a change in the level where design gets done and, thus, a change in the tools and methodologies that are required. The last big change was the switch from gate-level design to RTL design requiring high-performance RTL simulation...

    • 2 Mar 2016
  • Whiteboard Wednesdays: Whiteboard Wednesdays—PCIe Gen4: Is It Coming Anytime Soon?

    References4U
    References4U

    In this week's Whiteboard Wednesdays video, Moshik Rubin discusses the history of the PCI Express (PCIe) high-speed serial interface. He highlights many of the improvements that have happened with this interface over the last 14+ years.

    https://youtu.be/t4jDqK76eyQ

    • 1 Mar 2016
  • Breakfast Bytes: embedded world: Baby You Can Drive My Car

    Paul McLellan
    Paul McLellan

      embedded world is a large conference held every February in Nürnberg, Germany (about an hour by train or car from Munich). It occupies six halls in the conference center. Last time I came it snowed heavily. But when they were setting up the booth earlier...

    • 1 Mar 2016
  • SoC and IP: See Demonstration Video of PCIe 4.0 PHY IP in TSMC 16FF+

    Steve Brown
    Steve Brown

    Did you miss DesignCon this year? If so, you also missed the demonstration of our PCIe 4.0 PHY silicon. You can read more about the demo here.

    The IP is implemented in TSMC 16FF+, and is in use by several customers to enable the next generation green datacenter. The underlying SerDes operates from 1.25Gbps to 16Gbps, and was shown supporting the PCIe 4.0 protocol. You can read more about the IP here.

    And you can watch…

    • 29 Feb 2016
  • Breakfast Bytes: Barcelona MWC: Cadence, Vision, Audio, USB Type-C

    Paul McLellan
    Paul McLellan

     mwcCadence has been at Mobile World Congress all week. Actually they are still there today, but by now I am in Nürnberg in Germany where it snowed last night, so not exactly Barcelona weather. Tensilica came to MWC for several years before Cadence acquired...

    • 29 Feb 2016
  • Academic Network: Students from University of Calgary Visit Cadence Headquarters

    susarla
    susarla

     The Cadence Academic Network is also a career network. We love to help students from our Academic Network Contributor Group network with other members, so they can start a new career or do an internship with their knowledge and experience in Cadence technologies...

    • 26 Feb 2016
  • Breakfast Bytes: Barcelona MWC: ARM, Virtual Reality, Formula 1

    Paul McLellan
    Paul McLellan

    Breakfast BytesSometimes a little slip of the tongue gives away a deeper truth. One of those happened on day two of Mobile World Congress when Michael O'Hara, CMO of the GSM Association, which represents mobile operators worldwide, introduced Simon Segars, the CEO of...

    • 26 Feb 2016
  • Academic Network: Do You Want to Be Up-to-date About the Cadence Academic Network?

    susarla
    susarla

     If yes, then join our community of more than 1000 colleges and subscribe to Cadence Academic Network’s newsletter to receive great content delivered right to your inbox.

    At Cadence Academic Network, we are always on the lookout for news that we...

    • 25 Feb 2016
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information