• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • SoC and IP: SSDs don’t need disk interfaces. Case in point: OCZ’s USB 3.0 SuperSpeed Enyo

    archive
    archive
    Most SSDs are designed to be interface- and form-factor-compatible with existing rotating mass storage devices (aka: hard drives or HDDs). However, that need not be the case. Many SSD vendors are making significant sales by offering SSDs with alternate interfaces. Fusionio’s SSDs are based on PCIe for example. Perhaps the SSDs with the highest unit volume are lowly USB sticks, although their performance leaves a lot to…
    • 6 May 2010
  • SoC and IP: New White Paper discusses the challenges of chip design based on AMBA 4

    archive
    archive
    ARM’s series of AMBA specifications have become a de facto standard for SoC (system-on-chip) interconnects. ARM introduced the first version of the specification more than 15 years ago and has now released the latest version of the specification, called AMBA 4. The AMBA 4 specification is actually a collection of specifications (including AXI4, AXI4-Lite, and AXI4-Streaming) that may well revolutionize the future of high…
    • 5 May 2010
  • SoC and IP: Memory Market Outlook for 2010: How Bad (or Good) is it?

    archive
    archive
    If you’ve been following the roller-coaster ride that constitutes the global semiconductor memory market, then you’re probably looking over the shoulders of as many memory analysts as possible, trying to find one whose crystal ball isn’t cracked, fused, melted, or blackened. Memory analyst Lane Mason recently spent some time at Denali Software and recorded a Webcast with his overview of recent events in the global memory…
    • 5 May 2010
  • System, PCB, & Package Design : What's Good About DEHDL Alignment? You’ve got it in the SPB16.3 Release!

    Jerry GenPart
    Jerry GenPart

    Schematic construction requires a lot of effort in placing components, wires and text/notes in such a way that the end schematic looks neatly organized. Aligning and distributing objects on a schematic can be time-consuming if it has to be done manually.

    The Alignment and Distribution functionality provided in the SPB16.3 Allegro Design Entry HDL (DEHDL) product helps in speeding up the design entry process by easing the…

    • 5 May 2010
  • Verification: Informative Tweets on WHEN Inheritance

    teamspecman
    teamspecman

    Earlier today a lively and very instructive thread on the relative virtues of WHEN Inheritance developed on Twitter between @pmarriott (a D&V consultant in Montreal, Canada), @yaron_think_ver (a verification  consultant based in Israel), and @teamspecman.

    Because this exchange was very technical -- hence, beneficial to Specmaniacs -- for those of you not yet on Twitter allow us to replicate the thread here, plus address…

    • 4 May 2010
  • Verification: What Does EDA360 Mean for Verification Engineers?

    tomacadence
    tomacadence

    I trust that most of you have seen the recent flurry of blog posts and articles about the new Cadence "EDA360" vision. I was working on a blog entry on how this links to my world of verification when I saw my colleague Jack Erikson post "What Does EDA360 Mean for Logic Designers?" Since I liked his title, I've stolen borrowed and adapted it for my own purposes. This is by no means the final word…

    • 3 May 2010
  • Verification: System Realization activities at CDNLive! EMEA this week

    Steve Brown
    Steve Brown
    CDNLive! EMEA will be held in Munich again this year, and there’s lots of news about Cadence’ offerings to address the productivity gap in Systems Realization. Here are the System Realization activities, customer presentations, and Cadence present...
    • 3 May 2010
  • SoC and IP: Magnetic nanodot materials breakthrough presages high-density MRAM--possible competition for DRAM and Flash in five years or so?

    archive
    archive
    From North Carolina State University (NCSU) comes news of a materials breakthrough that promises extreme density for magnetic RAM (MRAM) devices, possibly in as little as five years or so. Dr. Jay Narayan, the John C. Fan Distinguished Chair Professor of Materials Science and Engineering at NCSU, presented a paper last month at the spring meeting of the Materials Research Society (MRS) detailing his team’s success in…
    • 3 May 2010
  • SoC and IP: More free DAC exhibit tix; One more chance to win an Apple iPad

    archive
    archive
    A bit more than a week ago, this blog carried the news that you could get a free exhibit pass to the upcoming DAC in Anaheim if you work for a semiconductor company, OEM, or a system or service provider in the electronics industry (as long as your company isn’t a DAC exhibitor this year). You are also eligible for a free exhibit pass if you’re out of work and are looking for a new position. The first 500 people to sign…
    • 3 May 2010
  • SoC and IP: Samsung announces imminent release of a multichip module integrating DRAM and PCM for Smartphone applications

    archive
    archive
    Hot on the heels of Numonyx’ announcement of two commercial PCM (phase-change memory) products (see “Numonyx 128-Mbit serial- and parallel-I/O PCM non-volatile memories now available in volume”), Samsung announced on April 28 that it plans to ship a device “later this quarter” that integrates DRAM and PCM devices into a multichip package (MCP). Samsung has named its flavor of PCM “PRAM” for “Phase-change RAM.” The PRAM…
    • 3 May 2010
  • Verification: See You at CDNLive! EMEA

    jasona
    jasona
    Today, Team Specman reported that next week's CDNLive! is shaping up to be a big event. I'm happy to report that in addition to the top notch people mentioned there, the entire ISX team will be in attendance! As is the case every ye...
    • 30 Apr 2010
  • Verification: 2010 CDNLive Munich Guide for Specmaniacs

    teamspecman
    teamspecman

    Good news for Specmaniacs based in the EU: next week from May 4-6 is the annual CDNLive! event in Munich.  An overview of the conference with info on how to register is here: http://www.cadence.com/cdnlive/eu/2010/pages/agenda.aspx

    Even better (from a Specmaniac perspective), none other than e/Specman co-creator Yoav Hollander will be at the event, along with verification guru Mike Stellfox.  Also be sure to meet the newest…

    • 30 Apr 2010
  • Verification: Team Verify's 2010 CDNLive Munich Guide

    TeamVerify
    TeamVerify

    We're excited to report that next week's annual CDNLive! event in Munich will feature many papers of interest to end-users of Incisive Formal Verifier ("IFV"), Incisive Enterprise Verifier ("IEV"), or anyone interested in either "pure formal" verification, integrated formal analysis and simulation verification, and assertion-based verification (“ABV”). 

    An overview of the conference…

    • 29 Apr 2010
  • System, PCB, & Package Design : What's Good About APD’s Super Smooth Routing? See for yourself in the SPB16.3 Release!

    Jerry GenPart
    Jerry GenPart

    When using the point-to-point routing in the packaging products (APD and SIP), customers spend a significant amount of their efforts to clean up the traces after routing. The “Custom Smooth” function provides this capability, but a separate step is needed.  In the SPB16.3 release, the new option - “Super Smooth” - in the smooth options of several GUI forms for the Add Connect and Slide will facilitate this process. 

    What…

    • 29 Apr 2010
  • Verification: Harris-Cadence-Mathworks-Xilinx Success Cuts Verification Time 85%

    Adam Sherer
    Adam Sherer

    More and more often it takes a village to achieve verification success.  As reported recently by MathWorks, Harris pulled together technology and support from Cadence, MathWorks, and Xilinx to cut their verification time by more than 85% and achieve a defect-free FPGA implementation.

    “EDA Simulator Link provided a direct co-simulation interface between our MATLAB model and our logic simulator, which enabled us to verify…

    • 29 Apr 2010
  • SoC and IP: NAND Flash as the media killer: Sony to kill the floppy in Japan, finally

    archive
    archive
    Sometimes it takes decades but NAND Flash semiconductor memory is turning out to be quite the media killer. Over the last decade, NAND Flash memory has killed off 35mm photographic film for all but the most dedicated still-photography enthusiasts. With the advent of dSLR (digital single-lens reflex) cameras that also shoot video, such as the Canon 5D and 7D dSLRs, NAND Flash memory now seriously threatens to replace photographic…
    • 28 Apr 2010
  • System, PCB, & Package Design : Favorite Features of an IC Package Designer: Flexible 3D Viewing

    TeamAllegro
    TeamAllegro
    This is the first in a series of discussions we would like to open up regarding “favorite features” in an IC Packaging implementation design tool. We talk to customers all the time that are designing IC packages with stacked die.  While t...
    • 28 Apr 2010
  • Verification: Verified by e/Specman: The Palladium XP Verification Computing Platform

    teamspecman
    teamspecman

    After much anticipation, it feels great to be free to proclaim that e/Specman (as part of IES-XL) was used with a complete, vPlan-based, metric-driven verification flow to verify the primary chips inside the new Palladium XP Verification Computing platform.

    In a future post we’ll share with you some interviews with our colleagues in R&D that did this verification work, as well as how the machines in this new product line…

    • 27 Apr 2010
  • SoC and IP: Corsair Video vividly shows SSD speedup on laptop

    archive
    archive
    Wondering whether an SSD really makes that much difference to laptop performance? Wonder no longer. Corsair has posted the following video that graphically illustrates how much faster boot and application loading times are when there’s an SSD present. This video should leave no doubt in your mind. In particular, watch as the video has to speed up while the HDD-equipped laptop is doing pretty much nothing.


    [video…
    • 26 Apr 2010
  • Digital Design: Hands Up, Anyone Believe That Toyota's Problems Are All Physical?

    PeteMc
    PeteMc

    In the past number of weeks/months we have all seen how Toyota has struggled to manage perception around their "sudden acceleration" problems. The first fix that was proposed was a replacement of the floor mats, under the argument that the mats had been forcing the gas pedal down. Quickly following this first "solution", Toyota announced that they were issuing a recall to fix the mechanics of the gas pedal, adding…

    • 26 Apr 2010
  • Verification: Ubuntu on ARM is Growing

    jasona
    jasona
    Based on the title, you probably guessed I'm talking about growing in popularity. Yes, Ubuntu on ARM is growing in popularity, but here I'm referring to growing in size.About a month ago I talked to a very sharp engineer from Canonical, the m...
    • 23 Apr 2010
  • System, PCB, & Package Design : Who’s up for Chinese?

    Team OrCAD
    Team OrCAD

    Recently, someone asked me "...why bother translating OrCAD products to Chinese?  Everyone speaks English anyway..."    In a great many cases, that's probably a true statement.  But if you're a Chinese engineer, what a pain it must be working with schematic and simulation tools and having to do the mental-math all day long while trying to get your job done.  I did agree, though, if you've been in the industry…

    • 23 Apr 2010
  • SoC and IP: What is a Flash cache?

    archive
    archive
    A Flash cache acts like SRAM memory caches that are designed to speed up DRAM access times; Flash caches speed access to HDDs in an analogous manner. Data is drawn from HDDs as needed and the retrieved data is cached in NAND Flash. The next time this data is needed, it’s drawn directly from the cache instead of the slower HDD. Flash caches do not require as much NAND Flash memory as SSDs, and therefore cost less, but…
    • 23 Apr 2010
  • SoC and IP: Free DAC Tix -- Better hurry ‘cause they’re going fast

    archive
    archive
    Love DAC? Design chips? Looking for a job? Today’s your lucky day. Denali, Atrenta, and SpringSoft want you to be able to attend DAC in Anaheim (We’re going to Disneyland!) so much that they’re willing to spring for a free exhibit pass for you. All you need to do is get your carcass down to the Anaheim convention center for the event. The exhibits are open June 14-16. The rules are simple:

    1. The recipient must be…
    • 23 Apr 2010
  • SoC and IP: Numonyx 128-Mbit serial- and parallel-I/O PCM non-volatile memories now available in volume

    archive
    archive
    Numonyx has announced or reannounced two 128-Mbit non-volatilve memory devices based on the company’s 90nm PCM (phase change memory) process technology. These two devices target existing NOR Flash memory sockets and the company’s press release claims that both products are available now in production quantities. The two announced PCM memory devices are the Omneo P8P PCM parallel-I/O memory and the Omneo P5Q PCM serial…
    • 22 Apr 2010
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information