• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • DEI@Cadence: The Three T’s: Tajin, Trompos, and Tamales

    Life at Cadence: DEI@Cadence: The Three T’s: Tajin, Trompos, and Tamales

    Yesenia Carrillo
    Yesenia Carrillo
    Diversity, equity, and inclusion (DEI) are not just words but values that are exemplified through our culture at Cadence. In the DEI@Cadence blog series, you’ll find a community where employees share their perspectives and experiences. By provi...
    • 16 Oct 2023
  • Training Insights — 3D-IC: What Is Silicon Interposer?

    Digital Design: Training Insights — 3D-IC: What Is Silicon Interposer?

    P Saisrinivas
    P Saisrinivas

    Moore’s Law is slowing down due to rising complexity with advanced nodes (such as below 2nm or 1nm). In addition, manufacturing costs are increasing, and the pace of growth is saturated. Fortunately, 3D-IC is the advanced technology that will overcome these problems, offering distinct advantages for IC designing and manufacturing in the semiconductor industry, and interposers play a key role in this process. In this blog…

    • 16 Oct 2023
  • Analog Layout – Wells, Taps, and Guard rings

    Analog/Custom Design: Analog Layout – Wells, Taps, and Guard rings

    Mark Williams
    Mark Williams

    There are key structures that are essential to the working of any MOSFET circuit. The best examples of these are well, taps, and guard rings. Understanding the part that the substrate plays in a MOSFET circuit is critical to creating a working analog design. In order to do this, it is necessary to first understand how a MOSFET transistor works.

    Let’s take a look at one type of MOSFET, an enhancement type N-channel device…

    • 15 Oct 2023
  • 用于蜂窝式物联网应用的多波段有源天线调谐器

    PCB、IC封装:设计与仿真分析: 用于蜂窝式物联网应用的多波段有源天线调谐器

    SDA China
    SDA China
    伴随每一代无线电技术的问世,都涌现出了新的服务和业务机会,引领了所谓的“第三次通信浪潮”。由 5G 和未来 6G 技术赋能的技术革新将为更多行业和社会新型服务提供支持,直到 2030 年及以后。本文讨论了为蜂窝式物联网 (IoT) 大规模机器类通信 (mMTC) 应用开发多频段有源天线调谐器的相关设计挑战和解决方案。
    • 13 Oct 2023
  • 汽车 EMC 问题一览

    PCB、IC封装:设计与仿真分析: 汽车 EMC 问题一览

    Sigrity
    Sigrity
    汽车 EMC 问题是仅次于尾气排放和交通噪音的第三大车辆污染形式。与传统的内燃机汽车相比,电动或混合动力汽车更容易受到汽车 EMC 问题的困扰。本文将探讨汽车常见 EMC 问题以及 EMC 的来源。
    • 13 Oct 2023
  • Virtuoso Studio: デザイン、プランニング、解析 – コインの3つの側面、エピソード2

    カスタムIC/ミックスシグナル: Virtuoso Studio: デザイン、プランニング、解析 – コインの3つの側面、エピソード2

    Custom IC Japan
    Custom IC Japan
    当社の新しい AI 搭載カスタム設計ソリューション Virtuoso Studio は、我々の30年にわたる業界の知識とリーダーシップを活用し、革新的な機能、比類のない生産性を実現する再構築されたインフラストラクチャ、および従来の設計の枠を超えた新しいレベルの統合環境を提供します。このブログシリーズでは、最高のアナログ設計ツールがどのように改良され、困難な設計課題に対応できるようになったかを紹介します。 本のコレクションを作り始めるとき、最も重要な事のひとつは、コレクションをどのように保管し、...
    • 12 Oct 2023
  • Cadence Welcomes New Member Sumedha IT to the Certified Training Partner Program

    Learning and Support: Cadence Welcomes New Member Sumedha IT to the Certified Training Partner Program

    VNelson
    VNelson
    The semiconductor industry requires a highly skilled workforce and necessitates recent engineering graduates to swiftly bridge the gap between academia and practical application. This is where the Cadence Training Partner Certification Program comes ...
    • 12 Oct 2023
  • Cadence on Campus - Carnegie Mellon University

    Academic Network: Cadence on Campus - Carnegie Mellon University

    BenSarp
    BenSarp
    Cadence continues to build strong relationships with academia to foster the next generation of innovators through our Cadence Days on Campus! Cadence Day at Carnegie Mellon University, held October 2, 2023, was headlined by Anirudh Devgan, PhD, presi...
    • 12 Oct 2023
  • Why Do You Need a Simulator-Friendly Debug Tool for UVM Debug?

    Verification: Why Do You Need a Simulator-Friendly Debug Tool for UVM Debug?

    Rich Chang
    Rich Chang
    UVM Testbench Today In 2011, UVM1.0 was introduced to the industry. It has already been more than a decade that UVM has been used for testbench creation. The benefits of UVM are very clear. It’s a standardized methodology that helps multiple te...
    • 12 Oct 2023
  • PCB設計/ICパッケージ設計: PCB Westの来場者を驚愕させたCadenceの生成AIによるPCB設計ソリューション

    SPB Japan
    SPB Japan
    By Patrick Davis and Amlendu Shekhar Choubey, Product Management Directors, PCB, Cadence PCB Westで、CadenceがPCB 設計にどのように AI を使用しているのかを参加者から最初に尋ねられた時、今日はCadence の生成AI テクノロジーが PCB レイアウトをどのように変革するかについて話し続けることになるだろう、と私にはわかっていました。我々は、PCB配置・配線を自動化することで、これまで...
    • 11 Oct 2023
  • Virtuoso Studio: Navigator クエリを使用してデザインをよりよく整理

    カスタムIC/ミックスシグナル: Virtuoso Studio: Navigator クエリを使用してデザインをよりよく整理

    Custom IC Japan
    Custom IC Japan
    我々の新しいAIを活用したカスタムデザインソリューションである Virtuoso Studioは、我々の30年にわたる業界の知識とリーダシップを活用し、革新的な機能、比類のない生産性を実現した再考されたインフラストラクチャー、および従来のデザインの限界を超える新しいレベルでの一体化を提供します。 このブログシリーズでは、最適なアナログデザインツールがどのように改善され、設計上の難しい問題に対応するのか紹介します。 Virtuoso Studio のschematic または layout デザ...
    • 11 Oct 2023
  • Virtuoso Meets Maxwell: EMX Planar 3D Solverでのメッシュの確認

    カスタムIC/ミックスシグナル: Virtuoso Meets Maxwell: EMX Planar 3D Solverでのメッシュの確認

    Custom IC Japan
    Custom IC Japan
    'Virtuoso Meets Maxwell'はVirtuoso RFソリューションとVirtuoso MultiTechの機能及びその潜在能力の紹介を目的としたブログの連載です。ではどのようにVirtuosoがMaxwellと出会うのでしょうか。現在、VirtuosoプラットフォームはRF設計をサポートしており、RF設計者は物理的な放射の影響をマクスウェルの方程式で測ります。この連載では、有益なソフトウェアの改善点にスポットを当てて解説するだけでなく、VirtuosoのIC-...
    • 10 Oct 2023
  • Understand the Physics of Re-Entry Vehicles Using Numerical Modeling and Simulation

    Computational Fluid Dynamics: Understand the Physics of Re-Entry Vehicles Using Numerical Modeling and Simulation

    Veena Parthan
    Veena Parthan
    Reproducing the atmospheric conditions of planets like Mars is challenging. To successfully carry out a re-entry process, one must thoroughly understand aerodynamics, deceleration, and trajectory dynamics. Numerical methods and computer simulations play a crucial role in comprehending the underlying physics of re-entry vehicles.
    • 5 Oct 2023
  • Virtuoso Studio IC23.1 ISR2 Now Available

    Analog/Custom Design: Virtuoso Studio IC23.1 ISR2 Now Available

    Virtuoso Release Team
    Virtuoso Release Team
    Virtuoso Studio IC23.1 ISR2 production release is now available for download.
    • 4 Oct 2023
  • Enhancing Network Security with MacSec: Protecting Ethernet Communications

    Verification: Enhancing Network Security with MacSec: Protecting Ethernet Communications

    Krunal Patel
    Krunal Patel

    The evolution of technology has led to a rapid increase in data transmission over Ethernet networks. With this growth comes the need for robust security measures to protect sensitive information. In this blog post, we will delve into MACsec, a security protocol designed to enhance the security of Ethernet communications.

    MacSec (IEEE 802.1AE standard), short for Media Access Control Security, is a security protocol to…

    • 4 Oct 2023
  • Advancing 112G SI/PI Techniques (Knowledge) by Catching the Advanced Signal Integrity Forum

    System, PCB, & Package Design : Advancing 112G SI/PI Techniques (Knowledge) by Catching the Advanced Signal Integrity Forum

    Sigrity
    Sigrity

    If you missed the Signal Integrity Journal Advanced Signal Integrity Forum, broadcast September 13, 2023, you can still catch it on demand. The forum comprises four one-hour talks with Q&A and highlights the latest 112G SI/PI technical advances by Cadence and industry-leading Cadence customers Micron and Apex.

    Keynote: S + I = $ - How to Succeed at a Career in Signal Integrity

     Presenter: Donald Telian, Signal Integrity…

    • 4 Oct 2023
  • RF Engineering: Designing a 30MHz to 1000MHz 10W GaN HEMT Power Amplifier

    NaomiM
    NaomiM
    By David Vye, Senior Product Marketing Manager, AWR, Cadence When designing multi-octave high-power amplifiers, it is a challenge to achieve both broadband gain and power matching using a combination of lumped and distributed techniques. One approach...
    • 3 Oct 2023
  • System, PCB, & Package Design : PCB West Visitors Wowed by Cadence’s Generative AI PCB Design Solutions

    NaomiM
    NaomiM

    By Patrick Davis and Amlendu Shekhar Choubey, Product Management Directors, PCB, Cadence

    When the first PCB West attendee asked me how we were using AI for PCB design, I knew I was going to spend the day talking about how Cadence generative AI technology transforms your PCB layout. We talked about how you can get transformative time savings by automating PCB P&R to reduce physical layout and analysis challenges that…

    • 2 Oct 2023
  • Virtuoso Meets Maxwell: Virtuoso and Allegro SKILL for Efficient Co-Design

    Analog/Custom Design: Virtuoso Meets Maxwell: Virtuoso and Allegro SKILL for Efficient Co-Design

    Kirti Sikri
    Kirti Sikri
    In today's dynamic landscape of design, collaboration between different design elements is paramount. The Virtuoso Multi-Technology Solution crosses over the Virtuoso Studio and Allegro Platform and has the prowess of the Allegro tools that provides designers with a compelling co-design (Edit-in-Concert) capability. This powerful integration not only expedites the design process but also fosters seamless collaboration…
    • 2 Oct 2023
  • Spectre Tech Tips: Selecting Limits for Parameter Value Warnings

    Analog/Custom Design: Spectre Tech Tips: Selecting Limits for Parameter Value Warnings

    Amaninder
    Amaninder

     You can accept Cadence default soft limits that determine when you receive warning messages about parameter values, or you can enter your own limits. You can also control which parameters the Spectre simulator checks. This section gives you instructions for all.

    Creating a Parameter Range Limits File

    In some circumstances, you might want to set your own parameter limits for warning messages. This might be the case, for…

    • 30 Sep 2023
  • Cadence Targets Automotive Market Demands with UCIe

    SoC and IP: Cadence Targets Automotive Market Demands with UCIe

    SFUNG
    SFUNG
      Cadence has become a contributor-level member of the Automotive Working Group in the Universal Chiplet Interconnect Express (UCIe) Consortium. Last year, the Consortium ratified the UCIe specification, which was established to standardize a di...
    • 28 Sep 2023
  • Virtuoso Studio: Organize Your Designs Better with Navigator Queries

    Analog/Custom Design: Virtuoso Studio: Organize Your Designs Better with Navigator Queries

    Mate Zamori
    Mate Zamori
    Navigator queries let you group objects into sets that meet specific conditions, and you are guaranteed to see only objects of interest. You can use this feature in several ways to bolster your workflow.
    • 28 Sep 2023
  • Alif Is Creating SoC Solutions for Machine Learning with Cadence and Arm

    Corporate News: Alif Is Creating SoC Solutions for Machine Learning with Cadence and Arm

    Tanushri Shah
    Tanushri Shah
    Alif Semiconductor is bridging the gap between standard microcontrollers and high-end GPU solutions. They’re providing scalable, integrated, and secure microprocessors and microcontrollers for low-power machine learning (ML) tasks. To design th...
    • 28 Sep 2023
  • Role of Simulation In Making Aviation Cleaner

    Computational Fluid Dynamics: Role of Simulation In Making Aviation Cleaner

    Veena Parthan
    Veena Parthan
    A viable approach to achieving cleaner aviation is switching to sustainable aviation fuels and leveraging simulations in lieu of real-world testing during the aircraft design cycle. Simulation technology ought to play a significant role as we continue to work towards a cleaner and greener aviation industry.
    • 28 Sep 2023
  • Virtuoso Studio: Design, Planning, and Analysis - 3 Sides of a Coin, Episode 2

    Analog/Custom Design: Virtuoso Studio: Design, Planning, and Analysis - 3 Sides of a Coin, Episode 2

    Swaleha Parvin
    Swaleha Parvin
    Check out how you can create stacked pins and vias on selected metal layers using Pin Tool in Virtuoso Design Planner.
    • 27 Sep 2023
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information