Community Analog/Custom Design

  • Analog/Custom Design Blogs

    Never miss a story from Analog/Custom Design. Subscribe for in-depth analysis and articles.

    Subscribe by email
  • More
  • Cancel

Featured

How Much Do You Know About Virtuoso Studio?

How much do you know about Virtuoso Studio? Here are the answers to the True or…

NaomiM
• 5 min read
featured , Virtuoso , analog design , Custom IC

Virtuoso Studio IC23.1 Now Available

Virtuoso Studio IC23.1 production releases are now available for download.

Virtuoso Release Team
• 12 min read
featured , Cadence blogs , Virtuoso Studio , IC Release Blog Announcement , IC Release Blog

Virtuoso Studio: The Right Tool for the Right Job

By Sravasti Nair, Product Engineering Group Director, and Girish Vaidyanathan, Sr…

SarahAdams
• 4 min read
featured , Virtuoso , analog design , Custom IC
Analog/Custom Design

Latest blogs

Early, Accurate, and Faster Exploration and Debug of Worst-Case Design Failures with…

Process nodes with smaller geometries have always enticed chip manufacturers and…

Vinod Khera
• 5 min read
Spectre FMC Analysis , Fast Monte Carlo Analysis , Custom IC Design

Start Your Engines: Best Practices for Converting an Electrical Signal to a Logic…

Read this blog to know how you can convert an electrical signal to a logic value…

Andre Baguenie
• 9 min read
AMS , AMS Designer , Verilog-AMS , Mixed-Signal , AMS simulation

Cadence Welcomes Pulsic, Ltd

Cadence welcomes Pulsic, Ltd., a longtime provider of production-proven technology…

Corporate
• less than a min read
featured , Custom Routing , Virtuoso , Custom Layout , Circuit Design

Virtuoso ICADVM20.1 ISR32 and IC6.1.8 ISR32 Now Available

The ICADVM20.1 ISR32 and IC6.1.8 ISR32 production releases are now available for…

Virtuoso Release Team
• 2 min read
Cadence blogs , ADE Explorer , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso Analog Design Environment , Virtuoso , ViVA , ICADVM20.1 , IC Release Blog , Custom IC Design , IC6.1.8 , Cadence Community , ADE Assembler

Spectre Tech Tips: Spectre X High-Capacity Circuit Simulation

This blog discussed the experience of simulating a 400 million node design with SpectreX…

Stefan Wuensche
• 4 min read
Voltus-XFi , EMIR Analysis , Spectre Circuit Simulator , Spectre X Simulator

Knowledge Booster Training Bytes - Routing Techniques for Custom IC Layout Design…

This blog introduces you to different routing styles for Custom IC layout design…

Vishnu Teja S
• 5 min read
shield routing , Routing , stranded routing , Virtuoso Layout Productivity , Virtuoso Layout EXL , Layout EXL , Layout Suite , ICADVM20.1 , differential pair routing , Virtuoso Layout Suite , Virtuoso Layout Suite XL

Knowledge Booster Training Bytes - The Spectre FX Circuit Simulator

Today’s complex analog mixed-signal designs need high accuracy and fast simulation…

Niyati Singh
• 2 min read
blended , blended training , Spectre 21.1 , learning , Spectre Circuit Simulator , training , Cadence training , digital badges , training bytes , Virtuoso , Spectre , Cadence certified , Virtuoso Video Diary , Custom IC Design , online training , Custom IC

Knowledge Booster Training Bytes - The Spectre X Simulator

About ten years after Spectre APS was released, we decided to develop and release…

Niyati Singh
• 3 min read
blended , learning , digital badges , training bytes , Virtuoso , Cadence certified , Virtuoso Video Diary , spectre x , online training , Custom IC

Virtuosity: Accelerate Your EM-IR Closure with Voltus-XFi Custom Power Integrity…

This blog gives you some very good reasons to upgrade your EM-IR solution to Voltus…

Saloni Chhabra
• 4 min read

Virtuoso ICADVM20.1 ISR31 and IC6.1.8 ISR31 Now Available

The ICADVM20.1 ISR31 and IC6.1.8 ISR31 production releases are now available for…

Virtuoso Release Team
• 2 min read
Cadence blogs , ADE Explorer , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso Analog Design Environment , Virtuoso , ViVA , ICADVM20.1 , IC Release Blog , Custom IC Design , IC6.1.8 , Cadence Community , ADE Assembler

Spectre Tech Tips: Addressing Common Spectre EMIR Problems

Spectre EMIR, the simulation engine inside Voltus-XFi, provides the IR drop and EM…

Stefan Wuensche
• 4 min read

Knowledge Booster Training Bytes — Registrations Open: Enhancing Layout Productivity…

Virtuoso®︎ Concurrent Layout (CLE) is a layout editing environment that enables designers…

Dishika Majumdar
• 3 min read

Virtuoso Meets Maxwell: Excluding Cells in the Schematic-Driven Flow

In a complex design, a solution combining RC extraction-based method with an electromagnetic…

Fadoua Gacim
• 4 min read
EM Solver , Virtuoso Meets Maxwell , Virtuoso RF Solution , Electromagnetic analysis , Quantus Extraction Solution , Excluded Cells , Clarity 3D Solver , EMX Solver

The Year That Was: Knowledge Booster Training Bytes Blog and Video Highlights from…

This blog takes us back into 2022 and highlights some top blogs, trainings, and…

Parula
• 4 min read
Physical verification , blended training , pegusas , Knowledge Booster , Virtuoso Analog Design Environment , digital badges , training bytes , Virtuoso , Spectre , Custom IC Design , online training , Virtuoso Layout Suite

Start Your Engines: Speed Up your Analog Mixed-Signal Verification

You can speed up your analog mixed-signal verification by leveraging the Spectre…

Andre Baguenie
• 6 min read
AMS , mixed signal design , ADE Explorer , AMS Designer , ADE , Mixed-Signal , Virtuoso Analog Design Environment , analog/mixed-signal , Spectre , AMS simulation , AMS Verification

Spectre Tech Tips: Handling Differential Matching Circuits in Spectre X

For differential matching circuits, it's customary not to perform RC reduction.

timlow
• 2 min read
Circuit simulation , Spectre Circuit Simulator , Spectre X Simulator

Virtuoso ICADVM20.1 ISR30 and IC6.1.8 ISR30 Now Available

The ICADVM20.1 ISR30 and IC6.1.8 ISR30 production releases are now available for…

Virtuoso Release Team
• 2 min read
Cadence blogs , ADE Explorer , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso Analog Design Environment , Virtuoso , custome IC , ViVA , ICADVM20.1 , IC Release Blog , Custom IC Design , IC6.1.8 , Cadence Community , ADE Assembler

Start Your Engines: Running Post-Layout Mixed-Signal Simulations with a More Complex…

Cadence ®︎  Spectre ®︎  With the DSPF-in-the-middle feature, designers can easily…

Qingyu Lin
• 2 min read
AMS , AMS Designer , Start Your Engines , DSPF , Mixed-Signal , AMS simulation , Custom IC Design

Spectre Tech Tips: Dynamically Changing Spectre X Solver Settings

Spectre APS supports dynamically changing errpreset or reltol during a transient…

Stefan Wuensche
• 3 min read
Circuit simulation , spectre x , SPICE

Start Your Engines: Mixed-Signal Behavioral Modeling Review and Coaching

AHDL Linter utility checks analog behavioral code for modules and highlights the…

Andre Baguenie
• 5 min read
AMS , ADE Explorer , AMS Designer , mixed signal solution , Mixed-Signal , Virtuoso Analog Design Environment , analog/mixed-signal , mixed-signal solution , AMS Verification , mixed-signal verification , ADE Assembler

Knowledge Booster Training Bytes – Place and Route Using Virtuoso Placer

Do you know you can do placement of the devices by using Virtuoso Placer, which helps…

Sandeep O
• 6 min read
Advanced Node , Virtuoso Placer , analog/mixed-signal , Custom IC Design , Virtuoso Layout Suite EXL , Row-Based Placement

Virtuosity: Annotating Scalar Outputs for Single-Point Simulation in Virtuoso Visualization…

Can scalar outputs for single-point simulation be annotated in the graph window of…

Udit Rajput
• 3 min read
annotation , Scalar Outputs Annotation , ADE Explorer , Summary Label , Virtuoso Visualization and Analysis XL , Virtuoso Analog Design Environment , ViVA , Virtuosity , Single Point Simulation , ISR26 , Scalar Ouputs , Custom IC Design , Custom IC , IC6.1.8 , ADE Assembler

Knowledge Booster Training Bytes - How to Model Analog Blocks with Verilog-AMS Wreal…

Do you know you can speed up analog or mixed-signal simulations with digital mixed…

Jaseem TM
• 9 min read
real number modeling , AMS , AMS Designer , training , DMS , training bytes , Spectre , RNM , AMS simulation , xcelium , Modeling , wreal , Custom IC Design , wreal Model , AMS Verification , vams

Virtuoso Meets Maxwell: Are You Telling Me I Can Auto-Generate a Package Schematic…

Yes, you heard that right! You can now auto-generate a package schematic from a package…

VRF Knight
• 4 min read
IC Packaging , Footprint , VRF , Virtuoso Meets Maxwell , Virtuoso System Design Environment , Virtuoso RF Solution , Virtuoso MultiTech , Package Design in Virtuoso , Virtuoso , RF design

Knowledge Booster Training Bytes - Enhance Layout Productivity with Virtuoso CLE

Do you know you can work in parallel with Virtuoso Concurrent Layout? Click here…

rbaby
• 6 min read
concurrent layout editing , Knowledge Booster , Virtuoso , CLE , ICADVM20.1

Virtuoso ICADVM20.1 ISR29 and IC6.1.8 ISR29 Now Available

The ICADVM20.1 ISR29 and IC6.1.8 ISR29 production releases are now available for…

Virtuoso Release Team
• 2 min read
Cadence blogs , ADE Explorer , Virtuoso RF Solution , IC Release Announcement blog , Virtuoso Analog Design Environment , Virtuoso , ViVA , ICADVM20.1 , IC Release Blog , Custom IC Design , Custom IC , IC6.1.8 , Cadence Community , ADE Assembler

Virtuoso Meets Maxwell: Top of the PoPs! By Exporting the Package Footprint in V…

I’m back again, it has been a while, but guess what… I have a lot of goodies to share…

VRF Knight
• 5 min read
IC Packaging , Footprint , VRF , Virtuoso Meets Maxwell , Virtuoso RF Solution , Virtuoso RF , Virtuoso MultiTech , Package Design in Virtuoso , Virtuoso , RF design

Virtuosity: Custom IC Design Flow/Methodology - Post-Layout Circuit Simulation and…

Read this blog for getting an overview of post-layout circuit simulation & GDSII…

Ashish Patni
• 6 min read
post-layout simulation , Analog Design Environment , Cadence blogs , ADE Explorer , DSPF , Virtuoso Analog Design Environment , Spectre , ICADVM20.1 , Custom IC Design , IC6.1.8 , ADE Assembler
Blog - Title