• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Rita Fung
      Rita Fung 76 Points
    • 2
      Zhifeng Jin
      Zhifeng Jin 60 Points
    • 3
      LogicNet
      LogicNet 41 Points
    • 4
      oAwad
      oAwad 40 Points
    • 5
      excellon1
      excellon1 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,894 Points
    • 2
      oldmouldy
      oldmouldy 13,845 Points
    • 3
      eDave
      eDave 10,386 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    ADEXL/ADEL Output expressions and deepprobe for Extracted Netlist Nets

    Category: Custom IC SKILL

    By oyayla

    •

    started over 6 years ago

    0 replies • 2223 views
  • Discussion

    Generate a Instances from different library from schematic view in Layout XL

    Category: Custom IC SKILL

    By Mahesh gunde 1

    •

    updated over 6 years ago by Mahesh gunde 1

    3 replies • 18446 views
  • Discussion

    How to output all textblock used in board file

    Category: Allegro X PCB Editor

    By eric22

    •

    updated over 6 years ago by DavidJHutchins

    7 replies • 17445 views
  • Discussion

    How to update a dialog Form dynamiclly

    Category: Custom IC SKILL

    By YangKe

    •

    updated over 6 years ago by YangKe

    2 replies • 14930 views
  • Discussion

    change lib name and cell name

    Category: Custom IC SKILL

    By Nhumai

    •

    updated over 6 years ago by skillUser

    1 replies • 17457 views
  • Not Answered

    Capture - Net name from port name

    Category: Allegro X Capture CIS

    By Fredda

    •

    updated over 6 years ago by oldmouldy

    4 replies • 3444 views
  • Discussion

    How is the order of ports/terminals in portOrder/termOrder defined?

    Category: Custom IC SKILL

    By Sheppie

    •

    updated over 6 years ago by Andrew Beckett

    7 replies • 11396 views
  • Discussion

    Diva DRC error markers not found by dbMarkerQuery

    Category: Custom IC SKILL

    By Quesar

    •

    updated over 6 years ago by Quesar

    2 replies • 15737 views
  • Discussion

    plotting waveVsWave across corner+global variable sweep in ADEXL

    Category: Custom IC Design

    By dzakharian

    •

    started over 6 years ago

    0 replies • 1774 views
  • Discussion

    things I miss in 17.4 (found 'em, NVM)

    Category: Allegro X PCB Editor

    By RFinley

    •

    updated over 6 years ago by RFinley

    3 replies • 2641 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information