• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 139 Points
    • 2
      excellon1
      excellon1 127 Points
    • 3
      steve
      steve 100 Points
    • 4
      avant
      avant 76 Points
    • 5
      DavidJHutchins
      DavidJHutchins 75 Points
  • Leaderboard

    • 1
      steve
      steve 17,699 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Not Answered

    Generic symbols

    Category: Allegro X Capture CIS

    By Baba44751547

    •

    updated over 1 year ago by rg13

    1 replies • 3839 views
  • Discussion

    AMS simulation IE settings

    Category: Mixed-Signal Design

    By paulinho

    •

    updated over 1 year ago by paulinho

    5 replies • 9636 views
  • Discussion

    simultaneous simulation of extracted and schematic views?

    Category: Custom IC Design

    By hesaliveJim

    •

    updated over 1 year ago by hesaliveJim

    2 replies • 5520 views
  • Answered

    Best Practices - Defining and placing jumpers with arbitrary distance ?

    Category: Allegro X PCB Editor

    By Ulf K

    •

    updated over 1 year ago by John T

    4 replies • 2251 views
  • Answered

    Adding custom anti-pad for Backdrill in the adjacent layer

    Category: Allegro X PCB Editor

    By JITHINDEV

    •

    updated over 1 year ago by John T

    5 replies • 7031 views
  • Answered

    Size of the geometry different from what is shown in the demo video

    Category: Online CFD Course

    By Colinda

    •

    updated over 1 year ago by Colinda

    1 replies • 1995 views
  • Not Answered

    How do you use allegro_uprev to update .dra padstacks, etc.? I need to update my library, and using DBdoctor is a little tedious.

    Category: Allegro X PCB Editor

    By Nilanjan Talukder

    •

    updated over 1 year ago by oldmouldy

    1 replies • 6121 views
  • Discussion

    How to make sure Genus does not insert buffers with on/off VDD in a signal's network?

    Category: Digital Implementation

    By 2tojohny

    •

    started over 1 year ago

    0 replies • 847 views
  • Answered

    Import of OpAmp .cir Model in Pspice

    Category: PSpice

    By MrTF

    •

    updated over 1 year ago by retiredEE

    8 replies • 10828 views
  • Discussion

    unconnected pins in layout, pins not recognized

    Category: Custom IC Design

    By PrzemDictador

    •

    started over 1 year ago

    0 replies • 5069 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information