• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      AC202503109020
      AC202503109020 70 Points
    • 3
      AVAQ Semi
      AVAQ Semi 65 Points
    • 4
      ST202606301857
      ST202606301857 50 Points
    • 5
      FK202606088435
      FK202606088435 42 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Not Answered

    why does most of current flow to the center via under a mosfet

    Category: Sigrity

    By GDee1

    •

    updated over 2 years ago by jillashiva

    1 replies • 4327 views
  • Not Answered

    Schematic pages suddenly lost

    Category: Allegro X Capture CIS

    By Sahal

    •

    updated over 2 years ago by plonkarchivist

    3 replies • 5615 views
  • Discussion

    Is it a bug of report filed that quickly click the left and right button alternatively?

    Category: Custom IC Design

    By JamesJames

    •

    updated over 2 years ago by JamesJames

    3 replies • 6495 views
  • Discussion

    How to perform PVS XOR/FastXOR for multiple layouts from two libraries automatically, from the GUI or terminal

    Category: Custom IC Design

    By iampaulq

    •

    updated over 2 years ago by iampaulq

    2 replies • 3654 views
  • Discussion

    How to improve simulation accuracy when a trace is close to same layer metal shape

    Category: Sigrity

    By SimTech

    •

    updated over 2 years ago by SimTech

    1 replies • 7738 views
  • Discussion

    ADE Matlab Integration prevent deletion of Log files

    Category: Custom IC Design

    By qq123456

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 5948 views
  • Answered

    Limit specific BRD files to only using certain library paths?

    Category: Allegro X PCB Editor

    By bengelJF

    •

    updated over 2 years ago by John T

    7 replies • 9050 views
  • Suggested Answer

    IPC-D-356A Netlist vs Gerber Files

    Category: Allegro X PCB Editor

    By BaldEngineer

    •

    updated over 2 years ago by jc teyssier

    6 replies • 13634 views
  • Not Answered

    UVM RAL

    Category: General OnCloud Platform

    By bob65

    •

    started over 2 years ago

    0 replies • 4422 views
  • Not Answered

    OrCad Capture V17.4-027 Update Schematic fails

    Category: Allegro X PCB Editor

    By jmadsen

    •

    updated over 2 years ago by Nolebrain

    2 replies • 12074 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information