• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      steve
      steve 45 Points
    • 3
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
    • 5
      Robert Finley
      Robert Finley 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,710 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,508 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    QRC: how to avoid empty .SUBCKT (re-)definitions in the extracted netlist?

    Category: Custom IC Design

    By dontpanic

    •

    updated over 7 years ago by dontpanic

    6 replies • 5263 views
  • Discussion

    Test Bench for Clocked Comparator

    Category: Custom IC Design

    By ksnf3000

    •

    updated over 7 years ago by VRaviteja

    5 replies • 18268 views
  • Discussion

    While updating footprint, the shape symbol is not updated automatically in cadence Allegro 17.2 tool

    Category: PCB Design

    By Rajeshvvr

    •

    updated over 7 years ago by oldmouldy

    1 replies • 14789 views
  • Discussion

    How to show posedges by Simvision expression?

    Category: Functional Verification

    By Jeff000

    •

    updated over 7 years ago by Jeff000

    2 replies • 3510 views
  • Discussion

    Orcad Capture - Error 5004 (Netlist export / Error intializing COM property....)

    Category: PCB Design

    By rsend

    •

    updated over 7 years ago by rsend

    2 replies • 1712 views
  • Discussion

    pinpair-Min/Max propagation delay

    Category: PCB Design

    By wecan

    •

    started over 7 years ago

    0 replies • 1126 views
  • Discussion

    Rules Checker HDL error trying to compile custom rule

    Category: PCB Design

    By EricCraft

    •

    updated over 7 years ago by oldmouldy

    3 replies • 13922 views
  • Discussion

    How to save PSP analyses result into an sNp file?

    Category: RF Design

    By ZoltanT

    •

    updated over 7 years ago by Andrew Beckett

    3 replies • 17941 views
  • Discussion

    "area" parameter missing from auCdl netlist

    Category: Custom IC SKILL

    By srikumarDA

    •

    updated over 7 years ago by srikumarDA

    4 replies • 1739 views
  • Discussion

    converting ams 350nm design into gpdk 90 nm

    Category: RF Design

    By yefJ

    •

    updated over 7 years ago by yefJ

    2 replies • 15686 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information