• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 129 Points
    • 2
      excellon1
      excellon1 127 Points
    • 3
      steve
      steve 100 Points
    • 4
      DavidJHutchins
      DavidJHutchins 90 Points
    • 5
      avant
      avant 76 Points
  • Leaderboard

    • 1
      steve
      steve 17,699 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Suggested Answer

    Unable to create a void within Dynamic Shape

    Category: Allegro X Scripting - Skill

    By khuranav007

    •

    updated over 1 year ago by khuranav007

    4 replies • 2681 views
  • Discussion

    OrCAD X Presto: SPB 23.1 release —Your freedom to design boldly!

    Category: OrCAD X Presto PCB

    By PCBTech

    •

    started over 1 year ago

    0 replies • 1206 views
  • Discussion

    Changing Default Symbol Pin Type

    Category: Custom IC Design

    By sgcad

    •

    updated over 1 year ago by sgcad

    6 replies • 9016 views
  • Discussion

    Allegro X APD: SPB 23.1 release —Your freedom to design boldly!

    Category: Allegro X APD

    By PCBTech

    •

    started over 1 year ago

    0 replies • 5861 views
  • Discussion

    Understanding Electrical Constraints in Allegro PCB Editor- Part 2

    Category: Allegro X PCB Editor

    By mahimag

    •

    started over 1 year ago

    0 replies • 862 views
  • Discussion

    Interconnect the wires of particular nodes of schematic in array

    Category: Custom IC Design

    By rtyuy

    •

    updated over 1 year ago by rtyuy

    2 replies • 5537 views
  • Discussion

    How to flatten a gds/oas file?

    Category: Custom IC SKILL

    By SSR

    •

    updated over 1 year ago by RobMan

    6 replies • 3821 views
  • Answered

    How to Reduce DRC for High speed transition via anti-pad

    Category: Allegro X PCB Editor

    By JITHINDEV

    •

    updated over 1 year ago by steve

    5 replies • 7851 views
  • Answered

    File Associations in Windows

    Category: PSpice

    By rsbrux

    •

    updated over 1 year ago by rsbrux

    2 replies • 5480 views
  • Discussion

    INPUT OF CADENCE SCHEMATIC FROM CODE (SUCH AS VERILOG ETC)

    Category: Custom IC Design

    By rtyuy

    •

    updated over 1 year ago by Andrew Beckett

    3 replies • 6967 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information