• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      masamasa
      masamasa 139 Points
    • 2
      excellon1
      excellon1 127 Points
    • 3
      steve
      steve 100 Points
    • 4
      avant
      avant 76 Points
    • 5
      DavidJHutchins
      DavidJHutchins 75 Points
  • Leaderboard

    • 1
      steve
      steve 17,699 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,251 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Analog Lib Switch

    Category: Custom IC Design

    By IEEE

    •

    updated over 2 years ago by Andrew Beckett

    2 replies • 9438 views
  • Discussion

    check instance binding layout Vs Schematic

    Category: Custom IC Design

    By jaapvds

    •

    updated over 2 years ago by Andrew Beckett

    4 replies • 7984 views
  • Discussion

    What is currently the most straight-forward way to retrieve the metadata of a simulation

    Category: Custom IC Design

    By ExcaIibur

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 7053 views
  • Suggested Answer

    How to visualize countersink in Allegro PCB editor

    Category: Allegro X PCB Editor

    By Schulz Jordan

    •

    updated over 2 years ago by Vipulc

    1 replies • 7014 views
  • Discussion

    How to edit a part in design without changing it in the library ?

    Category: Allegro X Capture CIS

    By DesignTech

    •

    updated over 2 years ago by RFinley

    3 replies • 11133 views
  • Discussion

    Minimum realizable capacitance in UMC180nm Technology

    Category: Custom IC Design

    By Shankaranarayana

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 6543 views
  • Discussion

    Innovus: DRC Error - Special Wire of Net *** & Blockage of Cell ***

    Category: Digital Implementation

    By Anas2023a95

    •

    updated over 2 years ago by DimoM

    5 replies • 5142 views
  • Discussion

    what means "tt" in procedure?

    Category: Custom IC SKILL

    By taeseung

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 1196 views
  • Discussion

    Innovus/Encounter: Power pins are not connected to power rings

    Category: Digital Implementation

    By Anas2023a95

    •

    updated over 2 years ago by Anas2023a95

    9 replies • 8223 views
  • Not Answered

    Darker Colors in Allegro PCB Venture License After Enabling Nvidia GPU Usage (SPMHGF-10)

    Category: Allegro X PCB Editor

    By iriley

    •

    updated over 2 years ago by iriley

    2 replies • 7813 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information