• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 75 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      ShawnLogan
      ShawnLogan 50 Points
    • 3
      MZ20250602835
      MZ20250602835 50 Points
    • 5
      Aurel B
      Aurel B 41 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,705 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Suggested Answer

    Changing Line To Text

    Category: Allegro X PCB Editor

    By karthikeyank

    •

    updated over 3 years ago by Schulz Jordan

    4 replies • 10207 views
  • Discussion

    ERROR (LBRCXM-674) Quantus PVS Extraction

    Category: Custom IC Design

    By vdiez

    •

    updated over 3 years ago by Saloni Chhabra

    3 replies • 10298 views
  • Discussion

    How to generate Verilog Library with verilog submodules in Stratus?

    Category: High-Level Synthesis

    By Saya Lee

    •

    started over 3 years ago

    0 replies • 9483 views
  • Discussion

    What will be the trapezoidal angle of the bottom-layer routed trace to get the same impedance as the top-layer routed trace?

    Category: Sigrity

    By SimTech

    •

    started over 3 years ago

    0 replies • 6866 views
  • Discussion

    asiGetPsfDir(asiGetCurrentSession()) do not return ADE assembler simulation path for each sweep values

    Category: Custom IC SKILL

    By jlaj

    •

    updated over 3 years ago by FormerMember

    1 replies • 1145 views
  • Discussion

    How to run Spectre simulation with ocean script without initializing environment every time I simulate it?

    Category: Custom IC SKILL

    By eit2012

    •

    updated over 3 years ago by FormerMember

    3 replies • 15416 views
  • Discussion

    Allegro - Tip of the Week: Adding auto-voids under SMD pads

    Category: Allegro X PCB Editor

    By PCBTech

    •

    updated over 3 years ago by excellon1

    1 replies • 3181 views
  • Discussion

    Deleted outputs in explorer/Viva keep reappearing!

    Category: Custom IC Design

    By kenc184

    •

    updated over 3 years ago by Andrew Beckett

    3 replies • 2039 views
  • Suggested Answer

    How Does One Prevent Via creation During Active Routing Sequence from Always Snapping into Nearby Pad?

    Category: Allegro X PCB Editor

    By CseaTec

    •

    updated over 3 years ago by CseaTec

    1 replies • 8652 views
  • Discussion

    new cds_srr error

    Category: RF Design

    By NimaGi

    •

    updated over 3 years ago by NimaGi

    1 replies • 9168 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information