Community

Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

Breakfast Bytes: EXTRA: Did the Chinese Really Attach Rogue Chips to Apple and Amazon's Motherboards?

Paul McLellan

Today, Bloomberg's BusinessWeek (BW from now on) published a story The Big Hack: How China Used a Tiny Chip to Infiltrate US Companies. The big question is whether they actually did or not. If they did, then this is the most brazen security breach th...
- 4 Oct 2018
Breakfast Bytes: PCB West: History of PCB

Paul McLellan

At PCB West recently, Wally Rhines gave one of the keynotes. It was titled Is Past Prologue? The Future of the PCB Design Industry. Wally said that it wasn't really his title, it was given to him by the show organizers who wanted him to do a retrospe...
- 4 Oct 2018
Breakfast Bytes: What's For Breakfast? Video Preview October 8th to 12th 2018

Paul McLellan

https://youtu.be/0CNhCWOxPKY Coming from TSMC OIP Ecosystem Forum, Santa Clara (camera Seena Shankar) Monday: The History of ISO 26262 Tuesday: ESD Alliance Digital Marketing Workshop Wednesday: Embargoed Announcement Thursda...
- 3 Oct 2018
Breakfast Bytes: Breakfast Buffet for September 2018

Paul McLellan

https://youtu.be/aWnEDVUQwoY The three highlighted posts for August were: The New Tensilica DNA 100 Deep Neural-network Accelerator CDNLive India Ambit Design Systems Sign up for Sunday Brunch, the weekly Breakfast Bytes email.
- 3 Oct 2018
System, PCB, & Package Design : The Day a PCB Was Born

TeamAllegro

By John Burkhert Jr

I want to take you back to a project that highlights a few twists as all good projects will. 17 years ago I was presented with 20 pounds of potatoes and a 10 pound bag. The bag was shaped like a PEZ dispenser with a crown of gold fingers in place of the plastic head. The actual name of the early form factor was XENPAK. It used the XAUI protocol which has become a popular 10G-for-the-masses deal. My…
- 3 Oct 2018
Breakfast Bytes: TSMC OIP Virtual Design Environment

Paul McLellan

Today, it is TSMC's 2018 Open Innovation Platform (OIP) Ecosystem Forum in the Santa Clara Convention Center. TSMC has two big events each year (in the US, they also take them on the road to other countries) and almost every major announcement ge...
- 3 Oct 2018
Whiteboard Wednesdays: Whiteboard Wednesdays - Significance of Sparsity in Neural Networks

References4U

In this week’s Whiteboard Wednesdays video, Megha Daga discusses how handling sparsity positively affects bandwidth, performance, and power efficiency.

https://youtu.be/pgouTDPhjlQ
- 2 Oct 2018
Breakfast Bytes: EDPS: Experience Teaching Undergraduates EDA

Paul McLellan

At the recent EDPS, Cadence's Patrick Groeneveld presented about a course that he and other EDA luminaries taught at Stanford last year. I say "Cadence's Patrick" since he currently works here, but he worked for me at Compass Design...
- 2 Oct 2018
Breakfast Bytes: GlobalFoundries Executive Team Explains the Pivot

Paul McLellan

At the recent GlobalFoundries Technology Conference GTC there was a press and analyst lunch. Tom Caulfield (CEO), Gary Patton (CTO), and Bami Bastani (SVP of the business units) answered questions, Tom opened the proceedings by giving a little more d...
- 1 Oct 2018
PCB、IC封装：设计与仿真分析: 升级到Allegro17.2-2016的10大理由之6：平滑的弧形走线节省了柔板设计的走线设计时间

TeamAllegro

平滑的弧形走线是Cadence®Allegro®PCB Designer 17.2-2016的新功能，通过更有效的方法为用户提升设计效率。这一新功能在弧形走线的基础之上又得到了很大的提升，减少了对话框，引入了一个简单的基于图形界面的双状态点击使用模型，也可以推挤现有的连接线（即使是弧形走线也可以实现推挤）。非轮廓和轮廓走线之间的转换也很平滑。（点击查看大图）增强的弧形走线在Route > Unsupported Prototypes > Enable Enha...
- 28 Sep 2018
Spotlight Taiwan: Taiwan Industry Celebrates IC 60th Anniversary

candyyu

In 1958, Jack Kilby of Texas Instruments invented the integrated circuit, a historical, integral part of modern computing. This year happens to be the IC 60th anniversary of IC creation. Taiwan, as the largest IC manufacturing exporter in t...
- 28 Sep 2018
Breakfast Bytes: Figure-Skating Champion Wins Kaufman Award

Paul McLellan

I never went to journalism school, but people get taught to open biographical articles with some anecdote to hook the reader's attention. Such as our subject got kicked out of school in 3rd grade. Or he was the Eastern US figure skating cham...
- 28 Sep 2018
The India Circuit: CDNLive India 2018...err...Recorded, Not Live

Madhavi Rao

Better late than never! If you missed CDNLive India 2018 which took place on Sep 6 & 7, here are two fun videos that cover all the highlights. Day 1 https://youtu.be/QDuYxjGIYmQ Day 2 https://youtu.be/zEBC_tNf4CM
- 27 Sep 2018
Breakfast Bytes: What's For Breakfast? Video Preview October1st to 5th 2018

Paul McLellan

https://youtu.be/dRLFFPgTjRM Coming from Times Square NY (camera Carey Guo) Monday: GlobalFoundries Executive Team Explain the Pivot Tuesday: EDPS: Experience Teaching Undergraduates EDA Wednesday: Embargoed Announcement Thursday:&nbsp...
- 27 Sep 2018
System, PCB, & Package Design : Winning With Fewer PCBs

TeamAllegro

By John Burkhert Jr

The business world keeps score with dollars and cents. The overhead cost of layout and material cost of bare boards are a significant drain on capital. Face it; Printed Circuit Boards are expensive. The value that a Designer can add is to reduce the overall cost of boards. If not for that, the enterprise could put a CAD license on anyone’s desk and let them have at it. Just imagine if CAD tools were…
- 27 Sep 2018
Breakfast Bytes: GTC: GlobalFoundries Pivots

Paul McLellan

Tuesday was the GlobalFoundries Technology Conference GTC. GF announced earlier in the month that they are dropping 7nm and are focusing all their effort on differentiated processes, in particular FDX (see my post GLOBALFOUNDRIES Drops 7nm ...
- 27 Sep 2018
Breakfast Bytes: RF Design with Cadence Virtuoso and National Instrument's AXIEM

Paul McLellan

When cell-phones first became a consumer product, a VP of Nokia drew me an upside-down triangle, with radio at the top. chips in the middle, and the little point at the bottom being software. When cell-phones first became a consumer product, get...
- 26 Sep 2018
The India Circuit: Never Lose Your Way Again With These Nifty Maps

Madhavi Rao

CDNLive India took place a few weeks ago and we are just trying to catch our breath! If you missed it, I'm going to be posting two cool videos before the weekend with the highlights. Here are two blogs by the veteran blogger Paul McLellan - one o...
- 25 Sep 2018
Analog/Custom Design: Virtuoso - The Next Overture: Introducing Simulation Driven Routing

Parula

The new release of the Virtuoso platform (ICADVM18.1) offers groundbreaking analysis capabilities and an innovational new simulation-driven interactive routing for more robust and efficient design implementation as well as extending our support for the most advanced users.
- 25 Sep 2018
Breakfast Bytes: CDNLive India: Invecas and FD-SOI

Paul McLellan

Today it is GTC, the GlobalFoundries Technology Conference. I will be there and I will cover what was said later in the week. When I was at CDNLive India a couple of weeks ago, one highly relevant presentation was by Invecas, titled PPA Strategies Us...
- 25 Sep 2018
Breakfast Bytes: EDPS: Design Process in Milpitas

Paul McLellan

For the second year, the Electronic Design Process Symposium (EDPS) took place in Milpitas, having been at Monterey for many years. This was apparently the 25th year EDPS has run. I find EDPS to be a fascinating conference, and I think it is a shame ...
- 24 Sep 2018
PCB、IC封装：设计与仿真分析: 升级到Allegro17.2-2016的10大理由之5：如何进行“叠层设计”？

TeamAllegro

在这我们谈论的不是您的叠层设计跟其他人比怎么样，而是您设计的PCB层叠结构，是刚性板、柔性板、刚柔板，或者使用了镶嵌技术。层叠的定义，更具体而准确的层叠的定义，是至关重要的。各种材料的安排会影响需要的阻抗控制和减少关键信号串扰的计算和分析，从而影响了最终产品性能。表达真实基材厚度（包括掩模层）的ECAD / MCAD协作对于系统物理建模至关重要，特别是对需要最有效利用空间的最小或最薄的设备。最重要的是，精确的层叠定义将被发送给电路板制造设备，来制造符合设计数据的最终产品。材料镶嵌（点击查看大...
- 21 Sep 2018
Breakfast Bytes: Jaswinder's Only Job Interview

Paul McLellan

On Labor day, I didn't get the day off since I was in Delhi. I had to labor, not celebrate it by eating barbecue. Instead, I ate chicken curry, naan, and fried okra at the lunch I had with Jaswinder Ahuja in a conference room. I knew he had ...
- 21 Sep 2018
Breakfast Bytes: What's For Breakfast? Video Preview September 24th to 28th 2018

Paul McLellan

https://youtu.be/NYsYkQzZADo Coming from SAP Center, San Jose (camera Sean) Monday: EDPS: Design Process in Milpitas Tuesday: CDNLive India: Invecas and FD-SOI Wednesday: RF Design with Cadence and National Instruments Thursday: G...
- 20 Sep 2018
Breakfast Bytes: Samsung Galaxy S9's Application Processor

Paul McLellan

At this year's HOT CHIPS, Jeff Rupley of Samsung presented the application processor that goes in their Galaxy S9 and S9+ smartphones. Apple only ever gives cursory information about their Ax chips, and I don't remember seeing a lot of detail...
- 20 Sep 2018

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.