• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • System, PCB, & Package Design : What's Good About Allegro Placement Replication / Fine Tuning? - Look to SPB16.3 And See!

    Jerry GenPart
    Jerry GenPart

    Placement replication was introduced in Allegro PCB Editor SPB16.2. At that time, the application was limited to replication of component placement. The SPB16.3 release introduces the support of etch circuits (shapes, clines, vias) as well as ease of use improvements associated with basic move, mirror and rotate functions. Once replicated circuits are placed, physical changes such as moving components or modifying etch…

    • 6 Jan 2010
  • SoC and IP: Low Power DDR Options -- From the Trenches

    Denali Blog
    Denali Blog
    by Marc Greenberg, Director of Technical Marketing, Denali Software
    Momentum for LPDDR2 is building. It's mostly in the mobile space, and it's been in the general area of Handsets, MIDs, and other mobile devices. Both high-end and low-end handset customers are seeking LPDDR2 support, which is interesting since LPDDR2 was initially thought to be a high-end technology. Long-term, LPDDR2 devices are expected in a lot…
    • 6 Jan 2010
  • Verification: Back to Work in 2010

    jasona
    jasona
    It's back to work in 2010. Thanks for all the great feedback in 2009. I plan to continue to bring readers interesting material about System Design and Verification in 2010.When I got back to work this week I fired up an openSUSE 10.2 VMWare image...
    • 6 Jan 2010
  • Digital Design: Design Signoff Begins In Implementation

    PeteMc
    PeteMc

    As an ex-design engineer now working in EDA, I am often privileged to see advanced design methodologies from many of my customers. I would like to reflect on the recent trends that I am seeing around signoff analysis for digital ASIC designs.

    For the majority of ASIC designs, signoff analysis includes executing parasitic extraction that feeds static timing analysis, signal integrity analysis and power rail IR drop…

    • 6 Jan 2010
  • Digital Design: Trying to Figure Out Social Media? Ron Ploof Says "Read This First"

    BobD
    BobD

    Left to Right: Ron Ploof, Bob Dwyer
    Photo Credit: brillianthue


    "As a New Media evangelist...I've been able to categorize those reactions into three different personality types: The 'Get-Its,' the 'Traditionals,' and my favorite group, those 'Running with Scissors'" -Ron Ploof

    When I was out in California recently, I had a chance to sit down with author Ron Ploof.  Ron has worked at Cadence…

    • 5 Jan 2010
  • Verification: Is The Industry Ready For Mainstream Adoption of Higher Abstraction?

    Steve Brown
    Steve Brown
    I was recently part of an industry wide interview conducted by Clive "Max" Maxfield of TechBites. Max is trying to uncover the reality behind the apparent trend to move to the high level abstraction of transactions for design and verificati...
    • 4 Jan 2010
  • RF Engineering: NPORT S-Parameter Model Enhancements

    Tawna
    Tawna

    In MMSIM 7.2, two new parameters have been added to the Spectre nport primitive: datatrunc and causality. In MMSIM 7.1, passivity checking was added. The nport now has causality correction, passivity checking and enforcement, and the ability to remove...

    • 30 Dec 2009
  • Verification: Adam’s Verification Top 10 In '10

    Adam Sherer
    Adam Sherer

    I love top 10 lists.  Not so much for the drama of the count-down, but for arguments that inevitably fall out of any prioritization.  So here is my verification top 10 in '10, let the rants begin!

    10. VHDL 1076-2009 Support.  Huh? How did this get here? Given the breadth of IES (Incisive Enterprise Simulator) use across the industry we have requirements from every imaginable source so calling out VHDL is a great example…

    • 29 Dec 2009
  • Verification: Android System Verification Part 5

    jasona
    jasona
    In the previous article I introduced the use of Specman for generating sequences of commands to send to the Android emulator. I demonstrated a better way to generate hardware stimulus compared to using the original telnet connection to the Android co...
    • 29 Dec 2009
  • System, PCB, & Package Design : What's Good About Reflection?

    Jerry GenPart
    Jerry GenPart

    What's good about it is that we don't need to reflect occasionally.

    We can reflect on our lives often. During this Christmas and Hanukkah time, many Judeo–Christian people celebrate the spirituality of the season by reflecting on family, friends, and colleagues and the blessings of our lives throughout the year.

    This past year has brought tougher times for our industry. Some of my friends have been struggling…

    • 28 Dec 2009
  • Verification: Formalizing Multilanguage Mixology For e Users

    teamspecman
    teamspecman

    Historically it’s been very common for e users to have to mix other programming languages with their e verification environment.  Some examples include adding C or C++ reference models, contributing e Universal Verification Components (UVCs) to non-e testbenches, or even interfacing to Matlab models.  To stay in the vanguard of this ongoing trend, the 9.2 Update release posted last week is specifically aimed at formalizing…

    • 24 Dec 2009
  • Verification: Happy Holidays - OVM on The Path to Standardization

    tomacadence
    tomacadence
    I've just heard that the Accellera VIP Technical Subcommittee (TSC) has voted to make the OVM the base for their Universal Verification Methodology (UVM) standard and, in spite of the holidays, I’m so happy that I have to blog about it. When Cadence and Mentor embarked upon the Open Verification Methodology project two and a half years ago, we didn’t know for sure what the results would be. We felt that the industry…
    • 23 Dec 2009
  • Verification: Imitation Is The Sincerest Form Of Flattery - We Thank You!

    Steve Brown
    Steve Brown
    Let me start by sharing some recent blog activity showing competitors doing some admittedly admirable marketing work. Check it out. They write well, gather some good data, etc. All "good stuff" to help customers like you make an "...
    • 21 Dec 2009
  • RF Engineering: Analyzing Distortion With Spectre RF

    Art3
    Art3

    Greetings,

    In the previous appends, we looked at using Shooting Newton Periodic Steady-State analysis to analyze analog circuits. In this append, we will look at using Harmonic Balance Periodic Steady-State, HBPSS, to analyze analog circuits. HBPSS is...

    • 18 Dec 2009
  • Digital Design: Encounter How-To: Selecting Objects By Pointer With dbGet And dbSelectObj

    BobD
    BobD

    I just got back from a trip to California where I met with a couple of customers and presented database access with dbGet in the Encounter Digital Implementation System (EDI for short).  I took notes on the questions that came up- in particular those common between both sets of users.  One item in particular that was helpful was understanding how to select objects by pointer with dbGet.  In this post, I'll explain the basics…

    • 16 Dec 2009
  • Verification: A Holiday Gift For Verification Projects Adopting MDV

    Team MDV
    Team MDV

    john_nehls Submitted By MDV Team Member – John Nehls
    Architect and Team Lead for MDV Solutions Deployment

    Would you like to be doing more with your Enterprise Manager environment but just don’t have the time to figure out how to do it? Maybe things like automated email notifications, project tracking over time, and more automated debug? If you’re interested in any of these, then here is a holiday gift for you…

    • 16 Dec 2009
  • System, PCB, & Package Design : What's Good About The SPB16.3 Release? It's Here - Download It now!

    Jerry GenPart
    Jerry GenPart

    The SPB16.3 release is now available (actually, it was available last week from the Cadence software downloads site at - http://downloads.cadence.com/).

    Where has the year gone! It seems like only yesterday I was blogging about all the cool new SPB16.2 features - and now the SPB16.3 release will add additional improvements and efficiencies to your design process.

    Over the next several weeks, I'll be writing about key new…

    • 15 Dec 2009
  • Verification: Are You Playing with a Full Deck?

    Team genIES
    Team genIES

    A professional gambler confidently place bets because she know the odds, but she would be crazy to play at a table that didn’t use a full deck because the odds change in an unknown way.  If you use a simulator that doesn’t enable low-power verification in every test run, you are just as crazy.

    Why? Let’s take a look at what gives the verification engineer confidence – finding bugs.  If we have a power…

    • 15 Dec 2009
  • Analog/Custom Design: Things You Didn't Know About Virtuoso: IC 6.1.4 (VSE L)

    stacyw
    stacyw

    By now, you've surely heard the news.  And if you haven't yet, you have now.  Virtuoso IC 6.1.4 is now available!  Huzzah, huzzah! 

    I was (and still am) planning to do my next series of "Things You Didn't Know" about ADE XL, but for now I feel I'd be remiss if I didn't pause and devote a few posts to the new features in IC 6.1.4.  Those are very likely "things you don't know" since they are brand…

    • 15 Dec 2009
  • Verification: Android System Verification Part 4

    jasona
    jasona
    Welcome to Part 4 of Android System Verification. If you are just joining make sure to read the previous three parts to get up to speed.In Part 3 I demonstrated how to use a C program to connect to the Android emulator's telnet server and how to ...
    • 11 Dec 2009
  • Verification: 1st Anniversary Of The Team Specman Blog!

    teamspecman
    teamspecman

    Specmaniacs rejoice: today is the 1st anniversary of the launch of this blog!!!  To commemorate the occasion, allow us to highlight the top 5 posts (out of 72 total!) from the past year, AND give a shout out to the Specmaniac websphere with a roll-up of Specman and e language oriented online resources.  Without further adieu, in ascending order of web hits and comments received …

    #5 – Tech Tip - Double Wall…
    • 9 Dec 2009
  • System, PCB, & Package Design : What's Good About The SPB16.3 Virtual Conference? The Doors are Still Open!

    Jerry GenPart
    Jerry GenPart

    What a terrific event last Wednesday! The SPB16.3 Virtual Conference was attended by more than 600 customers.

    If you could not attend the live session, the web based event is still open for the next 4 months (until April 2, 2010) - so please open your browser, step into the virtual conference from the convenience of your desktop and explore all of the rich content you may have missed or would like to see again.

    I attended…

    • 8 Dec 2009
  • Verification: Specman – SimVision Interaction Tips and Tricks

    teamspecman
    teamspecman

    [Team Specman welcomes guest blogger Alex Chudnovsky of Specman R&D]


    As we are all creatures of habit, sometimes it's hard to adapt to new work flows no matter how beneficial the change may be. Clearly this is the case in the transition of the Specman GUI from Specview to SimVision; so allow me to share with you some quick tips to ease the transition process and/or make you more productive with SimVision. …

    • 7 Dec 2009
  • System, PCB, & Package Design : APD and SiP Layout 16.3 - Virtual-ly Amazing

    Maxwell86
    Maxwell86
    On December 2, the Cadence Allegro team went live with the Cadence Allegro and OrCAD 16.3 Virtual Conference (CAO16.3).   This virtual first in EDA was an amazing success with hundreds of visitors, many of whom visited the SiP and IC Packag...
    • 4 Dec 2009
  • Verification: ARM Techcon3 Virtual Classroom

    jasona
    jasona
    For those that read my September post about ARM Techcon3 in Santa Clara but couldn't make it, the Virtual Classroom is now open. All of the recorded presentations are available. You need to register, but the process was painless and I was wa...
    • 4 Dec 2009
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information